


Galvanic isolated octal high side smart power solid state relay with SPI interface

Datasheet - Production data



Features

- $V_{\text{demag}} = V_{\text{CC}} - 45 \text{ V}$ (per channel)
- $R_{\text{DS(on)}} = 0.11 \Omega$ (per channel)
- $I_{\text{OUT}} = 0.7 \text{ A}$ (per channel)
- $V_{\text{CC}} = 45 \text{ V}$
- SPI interface with daisy chaining
- 5 V and 3.3 V TTL/CMOS and μC compatible I/Os
- Common output enable/disable pin
- Fast demagnetization of inductive loads
- Reset function for IC outputs disable
- Very low supply current
- Undervoltage shutdown with auto restart and hysteresis
- Short-circuit protection
- Per-channel overtemperature protection
- Thermal independence of separate channels
- Case overtemperature protection
- Loss of Ground and Supply protections
- Overvoltage protection (VCC clamping)
- Common fault open drain output
- Power GOOD open drain output
- High common mode transient immunity

- ESD protection

Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all type of loads (resistive, capacitive, inductive)

Description

The ISO8200AQ is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains (V_{CC} and V_{DD} for the Process and Control Logic stages, respectively). The IC is intended for driving any kind of load with one side connected to ground.

The Control Logic Stage features an 8-bit Output Status Register (where the μC sets the status ON/OFF of the output channels in the Process Stage) and an 8-bit Fault Register (where the OVT faults of each channel are stored). The two stages communicate through the galvanic isolation channel by an ST proprietary protocol.

Active channel current limitation (OVL) combined with thermal shutdown (OVT), independent for each channel, protects the device against overload and overtemperature.

Additional embedded functions are: loss of ground protection, V_{CC} and V_{DD} UVLOs (with hysteresis), watchdog and VCC Power GOOD.

An internal circuit provides an OR-wired not latched common ($\overline{\text{FAULT}}$) indicator signaling the channel OVT. The ($\overline{\text{PGOOD}}$) diagnostic pin is activated if V_{CC} goes below the power good internal threshold. Both ($\overline{\text{FAULT}}$) and ($\overline{\text{PGOOD}}$) pins are open drain, active low, fault indication pins.

Contents

1	Block diagram	6
2	Pin connection	7
3	Absolute maximum ratings	9
4	Thermal data	10
5	Electrical characteristics	11
6	Serial interface	17
6.1	Functional description	17
6.2	Serial data in (SDI)	17
6.3	Serial data out (SDO)	17
6.4	Serial data clock (CLK)	18
6.5	Slave select (\overline{SS})	18
6.5.1	Watchdog	20
6.5.2	Output enable (OUT_EN)	20
6.6	FAULT and PGOOD indications	21
6.7	Truth table	22
6.7.1	Junction overtemperature	22
7	Power section	24
7.1	Current limitation	24
7.2	Thermal protection	25
8	Reverse polarity protection	27
9	Reverse polarity on VDD	28
10	Demagnetization energy	29
11	Conventions	29
11.1	Supply voltage and power output conventions	29

12	Thermal information	30
	12.1 Thermal impedance	30
13	Daisy chaining	31
14	Package information	32
	14.1 TFQFPN32 package information	32
15	Packing information	36
	15.1 TFQFPN32 packing information	36
	15.1.1 TFQFPN32 packing method concept	36
	15.1.2 TFQFPN32 winding direction	37
	15.1.3 TFQFPN32 leader and trailer	38
16	Ordering information	39
17	Revision history	39

List of tables


Table 1.	Pin description	7
Table 2.	Absolute maximum ratings	9
Table 3.	Thermal data	10
Table 4.	Power section	11
Table 5.	Digital supply voltage	11
Table 6.	Diagnostic pin and output protection function	12
Table 7.	Power switching characteristics (VCC = 24 V; -40°C < TJ < 125°C)	12
Table 8.	Logic inputs and output	15
Table 9.	Serial interface timings (VDD = 5 V; VCC = 24 V; -40°C < TJ < 125°C)	15
Table 10.	Internal communication timings (VDD = 5 V; VCC = 24 V; -40°C < TJ < 125°C)	16
Table 11.	Insulation and safety-related specifications	16
Table 12.	IEC 60747-5-2 insulation characteristics	16
Table 13.	Truth table	22
Table 14.	TFQFPN32 mechanical data	34
Table 15.	Ordering information	39
Table 16.	Document revision history	39

List of figures

Figure 1.	Block diagram	6
Figure 2.	Pin connection (top through view).	7
Figure 3.	RDS(on) measurement.	13
Figure 4.	dV/dT definition	13
Figure 5.	td(ON)-td(OFF) definition	14
Figure 6.	SPI mode diagram	18
Figure 7.	SPI input timing diagram.	19
Figure 8.	SPI output timing diagram.	19
Figure 9.	Watchdog behavior	20
Figure 10.	OUT_EN without effect on output	21
Figure 11.	OUT_EN effective on output channel	21
Figure 12.	Power GOOD pin behavior.	21
Figure 13.	Thermal status update	23
Figure 14.	Switching on resistive load	24
Figure 15.	Switching on bulb lamp	24
Figure 16.	Switching on light inductive load	24
Figure 17.	Switching on heavy inductive load	24
Figure 18.	Short-circuit during ON state.	24
Figure 19.	Switching on short-circuit	24
Figure 20.	Thermal protection flowchart.	25
Figure 21.	Thermal protection and fault behavior (TJSD triggered before TCSD).	26
Figure 22.	Thermal protection and fault behavior (TCSD triggered before TJSD).	26
Figure 23.	Reverse polarity protection	27
Figure 24.	VDD reverse polarity protection	28
Figure 25.	Single pulse demagnetization energy vs. load current (Typical values at TAMB = 125°C)	29
Figure 26.	Supply voltage and power output conventions	29
Figure 27.	Simplified thermal model of the process stage	30
Figure 28.	Example of daisy chaining connection	31
Figure 29.	TFQFPN32 outline	32
Figure 30.	Package details	33
Figure 31.	TFQFPN32 suggested footprint (measured in mm)	35
Figure 32.	TFQFPN32 packing method concept	36
Figure 33.	TFQFPN32 carrier tape	36
Figure 34.	TFQFPN32 reel.	37
Figure 35.	TFQFPN32 winding direction	37
Figure 36.	TFQFPN32 leader and trailer	38

1 Block diagram

Figure 1. Block diagram



2 Pin connection

Figure 2. Pin connection (top through view)




Table 1. Pin description

Pin	Name	Description
1	GND _{DD}	Input Control Logic Stage ground, negative logic supply
2	NC	Not connected
3	GND _{CC}	Output power ground
4	OUT8	Channel 8 power output
5	OUT8	
6	OUT7	Channel 7 power output
7	OUT7	
8	OUT6	Channel 6 power output
9	OUT6	
10	OUT5	Channel 5 power output
11	OUT5	
12	OUT4	Channel 4 power output
13	OUT4	
14	OUT3	Channel 3 power output
15	OUT3	
16	OUT2	Channel 2 power output
17	OUT2	

Table 1. Pin description (continued)

Pin	Name	Description
18	OUT1	Channel 1 power output
19	OUT1	
20	VDD	Positive Control Logic Stage supply
21	OUT_EN	Output enable
22	\overline{SS}	Chip select
23	\overline{CLK}	Serial Clock Digital Input
24	SDI (MOSI)	SPI device Input
25	\overline{PGOOD}	Power Good diagnostic pin - active low
26	NC	Not connected
27	NC	Not connected
28	NC	Not connected
29	NC	Not connected
30	NC	Not connected
31	SDO (MISO)	SPI device Output
32	\overline{FAULT}	Common fault (OVL, OVT) diagnostic pin - active low
TAB(V _{CC})	V _{CC}	Exposed tab internally connected to VCC, positive Process Stage supply voltage
TAB(GND _{CC})	GND _{CC}	Exposed tab internally connected to GND _{CC} (ground of Process Stage)

3 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
VCC	Process Stage supply voltage	-0.3	+45	V
VDD	Control Logic Stage supply voltage	-0.3	+6.5	V
VIN	DC Input pins, LD & Output enable voltage	-0.3	+6.5	V
V _{FAULT} , V _{PGOOD}	$\overline{\text{FAULT}}$ and $\overline{\text{PGOOD}}$ pins voltage	-0.3	+6.5	V
I _{GNDdd}	DC digital ground reverse current		-25	mA
IOUT	Channel Output Current (continuous)		Internally limited	A
I _{GNDcc}	DC power ground reverse current		-250	mA
I _{RX}	Single channel reverse output current (from OUTX pins to VCC)		-5	A
I _{RT}	Total reverse output current (from OUTX pins to VCC) @ TAMB 25°C		-12	A
I _{IN}	DC Input pins, LD & Output enable current	-10	+10	mA
I _{FAULT} , I _{PGOOD}	$\overline{\text{FAULT}}$ and $\overline{\text{PGOOD}}$ pins current	-10	+10	mA
V _{ESD}	Electrostatic discharge with Human Body Model (R = 1.5K Ω; C = 100 pF)		2000	V
EAS	Single pulse avalanche energy per channel not simultaneously @ Tamb= 125 °C, IOUT = 0.5 A		1.8	J
	Single pulse avalanche energy per channel, all channels driven simultaneously @ Tamb= 125 °C, IOUT = 0.5 A		0.35	
PTOT	Power dissipation at Tc = 25 °C		Internally limited ⁽¹⁾	W
TJ	Junction operating temperature		Internally limited ⁽¹⁾	°C
T _{STG}	Storage temperature		-55 to 150	°C

1. Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operation of protection functions may reduce the IC lifetime.

4 Thermal data

Table 3. Thermal data

Symbol	Parameter	Max. value	Unit
$R_{th\ j-case}$	Thermal resistance, junction-to-case ⁽¹⁾	1	°C/W
$R_{th\ j-amb}$	Thermal resistance, junction-to-ambient ⁽²⁾	25	
$R_{th\ j-amb}$	Thermal resistance, junction-to-ambient ⁽³⁾	15	

1. Rth between the die and the bottom case surface measured by cold plate as per JESD51.
2. JESD51-7.
3. IC mounted on the product evaluation board (FR4, 4 layers, 8 cm2 for each layer, copper thickness 35 mm).

5 Electrical characteristics

(10.5 V < VCC < 36 V; -40 °C < TJ < 125 °C, unless otherwise specified)

Table 4. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{CC(THON)}	VCC undervoltage turn-on threshold			9.5	10.5	V
V _{CC(THOFF)}	VCC undervoltage turn-off threshold		8	9		V
V _{CC(HYS)}	VCC undervoltage hysteresis		0.25	0.5		V
V _{CCclamp}	Clamp on VCC pin	Iclamp = 20 mA	45	50	52	V
V _{CC(PGON)}	VCC Power Good turn-on threshold	VDD = 3.3 V, VCC increasing		17.5	18.4	V
V _{CC(PGOFF)}	VCC Power Good turn-off threshold	VDD = 3.3 V, VCC decreasing	15.2	16.5		V
V _{CC(PG-HYS)}	VCC Power Good hysteresis			1		V
R _{DS(ON)}	ON state resistance	IOUT = 0.5 A, TJ = 25 °C		0.12		Ω
		IOUT = 0.5 A, TJ = 125 °C			0.24	
R _{PD}	Output pull-down resistor			210		kΩ
I _{CC}	Power supply current	All channels in OFF state All channels in ON state		5 9		mA
I _{LGND}	Ground disconnection output current	VCC = VGND = 0 V VOUT = -24 V			500	μA
V _{OUT(OFF)}	OFF state output voltage	Channel OFF and IOUT = 0 A			1	V
I _{OUT(OFF)}	OFF state output current	Channel OFF and VOUT = 0 V			5	μA

Table 5. Digital supply voltage

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{DD}	Operating voltage range		2.75		5.5	V
V _{DD(THON)}	VDD undervoltage turn-on threshold		2.55		2.75	V
V _{DD(THOFF)}	VDD undervoltage turn-off threshold		2.45		2.65	V
V _{DD(HYS)}	VDD undervoltage hysteresis		0.04	0.1		V
IDD	VDD supply current	VDD = 5 V and SPI not transmitting		4.5	6	mA
		VDD = 3.3 V and SPI not transmitting		4.4	5.9	mA

Table 6. Diagnostic pin and output protection function

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{FAULT}	$\overline{\text{FAULT}}$ pin open drain voltage output low	IFault = 5 mA			0.4	V
I_{LFAULT}	$\overline{\text{FAULT}}$ output leakage current	VFAULT = 5 V			1	μA
V_{PGOOD}	$\overline{\text{PGOOD}}$ pin open drain voltage output low	IPGOOD = 5 mA			0.4	V
I_{LPGOOD}	$\overline{\text{PGOOD}}$ output leakage current	VPGOOD = 5 V			1	μA
I_{PEAK}	Maximum DC output current before limitation	VCC = 24 V RLOAD = 0 Ω		1.6		A
I_{LIM}	Short-circuit current limitation		0.7	1.3	1.9	A
Hyst	ILIM tracking limits			0.3		A
T_{JSD}	Junction shutdown temperature		150	170		$^{\circ}\text{C}$
T_{JR}	Junction reset temperature			150		$^{\circ}\text{C}$
T_{HIST}	Junction thermal hysteresis			20		$^{\circ}\text{C}$
T_{CSD}	Case shutdown temperature		115	130	145	$^{\circ}\text{C}$
T_{CR}	Case reset temperature			110		$^{\circ}\text{C}$
T_{CHYST}	Case thermal hysteresis			20		$^{\circ}\text{C}$
V_{DEMAG}	Output voltage at turn-off	IOUT = 0.5 A; ILOAD \geq 1 mH	VCC-45	VCC-50	VCC-52	V

Table 7. Power switching characteristics (VCC = 24 V; $-40^{\circ}\text{C} < T_{\text{J}} < 125^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
dV/dt(ON)	Turn-on voltage slope	IOUT = 0.5 A, resistive load 48 Ω		5.6		V/ μs
dV/dt(OFF)	Turn-off voltage slope	IOUT = 0.5 A, resistive load 48 Ω		2.81		V/ μs
td(ON)	Turn-on delay time (see Figure 5)	IOUT = 0.5 A, resistive load 48 Ω		17	22	μs
td(OFF)	Turn-off delay time (see Figure 5)	IOUT = 0.5 A, resistive load 48 Ω		22	40	μs
tf	Fall time (see Figure 4)	IOUT = 0.5 A, resistive load 48 Ω		5		μs
tr	Rise time (see Figure 4)	IOUT = 0.5 A, resistive load 48 Ω		5		μs
$t_{\text{w}}(\text{OUT_EN})$	OUT_EN pulse width (see Figure 10, 11)	IOUT = 0.5 A, resistive load 48 Ω	150			ns
$t_{\text{p}}(\text{OUT_EN})$	OUT_EN propagation delay (see Figure 10, 11)	IOUT = 0.5 A, resistive load 48 Ω		22	40	μs

Figure 3. RDS(on) measurement




Figure 4. dV/dT definition




Figure 5. td(ON)-td(OFF) definition




Table 8. Logic inputs and output

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{IL}	\overline{SS} , CLK, SDI and OUT_EN low level voltage		-0.3		0.3 x VDD	V
V _{IH}	\overline{SS} , CLK, SDI and OUT_EN high level voltage		0.7 x VDD		VDD +0.3	V
V _{I(HYST)}	\overline{SS} , CLK, SDI and OUT_EN hysteresis	VDD = 5 V		100		mV
I _{IN}	\overline{SS} , CLK, SDI and OUT_EN current	VIN = 5 V	10			μA
V _{SDOH}	SDO high level voltage	ISDO = -1 mA	VDD-0.2			V
V _{SDOL}	SDO low level voltage	ISDO = +2 mA			0.2	V

Table 9. Serial interface timings (VDD = 5 V; VCC = 24 V; -40°C < T_J < 125°C)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
f _{CLK}	SPI clock frequency				20	MHz
T _{CLK}	SPI clock period		50			ns
tr(CLK) tf(CLK)	SPI clock rise/fall time (see Figure 7, 8)				5	ns
tsu(SS)	SS setup time (see Figure 7, 8)		80			ns
th(SS)	SS hold time (see Figure 7, 8)		80			ns
tc(SS)	SS disable time (see Figure 7, 8)		20			μs
tw(CLK)	CLK high time (see Figure 7, 8)		15			ns
tsu(SDI)	Data input setup time (see Figure 7, 8)		6			ns
th(SDI)	Data input hold time (see Figure 7, 8)		6			ns
ta(SDO)	Data output access time (see Figure 7, 8)	R _{PULL-DOWN} = 300 Ω C _{LOAD} = 50 pF			25	ns
tdis(SDO)	Data output disable time (see Figure 7, 8)				20	ns
tv(SDO)	Data output valid time (see Figure 7, 8)				20	ns
t _{JITTER}	Jitter on single channel t _{CYCLE(SS)} = 20 μs				6	μs
	Jitter on single channel t _{CYCLE(SS)} < 20 μs				20	

Table 10. Internal communication timings (VDD = 5 V; VCC = 24 V; -40°C < TJ < 125°C)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
f _{refresh}	Refresh delay			15		kHz
t _{WD}	Watchdog time		272	320	400	µs

Table 11. Insulation and safety-related specifications

Symbol	Parameter	Test conditions	Value	Unit
CLR	Clearance (minimum external air gap)	Measured from input terminals to output terminals, shortest distance through air	3.3	mm
CPG	Creepage (minimum external tracking)	Measured from input terminals to output terminals, shortest distance path along body	3.3	mm
CTI	Comparative tracking index (tracking resistance)	DIN IEC 112/VDE 0303 part 1	≥600	V
	Isolation group	Material group (DIN VDE 0110, 1/89, Table 1)	I	-

Table 12. IEC 60747-5-2 insulation characteristics

Symbol	Parameter	Test condition	Value	Unit
V _{PR}	Input-to-output test voltage	Method a, type test, t _m = 10 s partial discharge < 5 pC	1500	V _{PEAK}
		Method b, 100% production test, t _m = 1 s partial discharge < 5 pC	1758	V _{PEAK}
V _{IOTM}	Transient overvoltage	Type test; t _{ini} = 60 s	4245	V _{PEAK}
V _{IOSM}	Maximum surge insulation voltage	Type test	4245	V _{PEAK}
R _{IO}	Insulation resistance	V _{IO} = 500 V at ts	>10 ⁹	Ω
V _{ISO}	Insulation withstand voltage	1 min. type test	2500/3536	V _{rms} /V _{PEAK}
VISO test	Insulation withstand test	1 sec. 100% production	3000/4245	V _{rms} /V _{PEAK}

6 Serial interface

6.1 Functional description

An integrated SPI peripheral permits to have a fast communication interface between external microcontroller and IC purposing, both to drive the Power Stage outputs and check the diagnostic information of the device. Daisy chaining is allowed.

It follows the timing requirement established by the synchronous serial communication standard and works up to 20 MHz communication speed.

The communication implemented expects 8-bit data communication; the frame sent by the microcontroller contains only the status of the channels (ON or OFF), while the frame received by the microcontroller contains the information regarding channel fault condition (bit "0" related to a channel running represents normal operation, whereas a bit 1 represents a fault condition).

SDI frame

MSB							LSB
IN7	IN6	IN5	IN4	IN3	IN2	IN1	IN0

SDO frame

MSB							LSB
F7	F6	F5	F4	F3	F2	F1	F0

6.2 Serial data in (SDI)

This pin is the IC input of the serial command frame (MOSI). SDI is reading on CLK rising edges and, thus, the microcontroller must change SDI state during the CLK falling edges.

SDI pin is tri-stated when one of the following conditions is met:

- \overline{SS} signal is high.
- OUT_EN pin is active.

The bits sent through the SDI line are shifted in the internal Output Status Register. In daisy chaining communication the microcontroller maintains the \overline{SS} low after the 8th bit to allow the shift of the Output Status Register to the SDO line. The bits in the Output Status Register are frozen by the internal logic when the \overline{SS} goes high.

6.3 Serial data out (SDO)

This pin is the IC output of the serial fault frame (MISO). The information on SDO is updated on CLK falling edges; the microcontroller reads SDO frame on CLK rising edges as established by standard. At communication startup, when \overline{SS} falling edge is coming, just the first bit of the frame is available.

SDO pin is tri-stated when \overline{SS} signal is high.

In daisy chaining communication and OUT_EN driven high, the SDO line transfers the content of the internal Output Status Register after the 8th CLK pulse.

6.4 Serial data clock (CLK)

The CLK line is the IC input clock for serial data sampling. SDO is updated on CLK falling edges, and then it must be sampled on the rising edge. The SDI line is sampled on SCK rising edges.

When the SS signal is high (slave not selected), the microcontroller should drive the CLK low (settings for MCU SPI port are CPHA = 0 and CPOL = 0).

6.5 Slave select (\overline{SS})

Slave select \overline{SS} signal is used to enable the ISO8200AQ serial communication shift register. Data is flushed in through the SDI pin and out from the SDO pin only when the \overline{SS} pin is low. On the \overline{SS} pin falling edge the Fault Register (containing IC fault conditions) is frozen, so any changing on the channel status is latched until the next \overline{SS} falling edge event, the SDO is enabled and at the same time the internal refresh is disabled too. On the \overline{SS} pin rising edge event the 8 bits in the Output Status Register are frozen and the outputs of the Process Stage are driven accordingly. If more than 8 bits are flushed into the IC, only the last 8 are evaluated, the other ones are flushed out from the SDO pin after fault condition bits; this way a proper communication is granted also in a daisy chain configuration.

Figure 6. SPI mode diagram




Figure 7. SPI input timing diagram





Figure 8. SPI output timing diagram




6.5.1 Watchdog

The IC is composed of two chips (Logic Stage and Process Stage) supplied by two independent and galvanic isolated sources (V_{DD}/GND_{DD} and V_{CC}/GND_{CC} pins, respectively).

The IC provides a watchdog function in order to guarantee a safe condition of the Process Stage when V_{DD} (or GND_{DD}) supply voltage is missing. At the end of each SPI communication the channel status register is transferred to the Process Stage that both resets an internal timeout counter and turns ON/OFF the outputs accordingly. If the Logic Stage does not update the output status within t_{WD} , all the outputs of the Process Stage are disabled until a new update request is received (this also happens if \overline{SS} stays low for a time longer than t_{WD}).

Independently of the SPI communication, the Logic Stage chip periodically sends a refresh signal to the Process Stage chip. The refresh signal is also considered a valid update signal to reset the timeout counter on the Process Stage, so the isolated side watchdog does not protect the system from a failure of the host controller (e.g. MCU freezing).


Figure 9. Watchdog behavior



6.5.2 Output enable (OUT_EN)

This pin provides a fast way to disable all the outputs simultaneously. When the *OUT_EN* pin is driven low for at least t_w (*OUT_EN*), all eight outputs are disabled. This timing execution is compatible with an external reset push from the operator and/or safety requirements.

Note that the *OUT_EN* signal acts as a reset for the internal data register driving the output switches: when the *OUT_EN* is low, *SDO* is pulled down and the output stage is forced OFF. To re-enable *SDO* it is necessary to raise the *OUT_EN* pin; to enable back the output stage it is then necessary to raise the *OUT_EN* pin and send the desired output configuration by an SPI command.



6.6 FAULT and PGOOD indications


The $\overline{\text{FAULT}}$ pin is an active low open drain output indicating fault conditions. This pin is activated when at least one of the following conditions occurs:

- Junction overtemperature ($T_{JX} > T_{TSD}$) of one or more channels of the Process Stage;
- No module-8 SPI communication (the number of bits sent through the SDI is not a multiple of 8);
- Internal communication error. In fact, the IC is able to identify (and report to the microcontroller) if any error in the data transmission between isolation happened. When it should happen, the output stage maintains the previous ON/OFF status.

The $\overline{\text{PGOOD}}$ pin is an active low open drain output indicating if the supply voltage of the Process Stage chip is lower than the internal threshold (see [Figure 12](#)).

Note: When $\overline{\text{SS}}$ signal is low the transmission between Control Logic Stage and Process Stage is inhibited and the status of $\overline{\text{PGOOD}}$ is not refreshed ($\overline{\text{PGOOD}}$ refresh time < 120 us).

Figure 12. Power GOOD pin behavior



6.7 Truth table

Table 13. Truth table

Condition	Status register BIT _x	OUT _x	Fault register BIT _x	$\overline{\text{FAULT}}$	$\overline{\text{PGOOD}}$
Normal operation	1	ON	0	H (not active)	H (not active)
	0	OFF	0		
Thermal Junction (TJX > TJSD)	1	OFF	1	L (active)	Don't care
	0	OFF	1	H (not active)	
Thermal Case TC > TCSD	See <i>Figure 20</i>			Don't care	Don't care
VCC UVLO FAULT (<i>Figure 12</i>)	0	OFF	X	X	L (active)
	1				
POWER GOOD FAULT (<i>Figure 12</i>)	1	ON	Don't care	Don't care	L (active)
	0	OFF			
VDD UVLO (Watchdog)	X	OFF	X	H (not active)	H (not active)
SPI FAULT (module-8 violation)	X	X	Don't care	L (active)	Don't care
Internal communication error	X	X	X	L (active)	Don't care


x: maintain the previous condition.

6.7.1 Junction overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated stages.

When $\overline{\text{SS}}$ is low the communication between the two stages is disabled. In this case the thermal status of the device cannot be updated and the $\overline{\text{FAULT}}$ indication may be different to the actual status. In any case the thermal protections of the channel outputs in the Process Stage are always operative.


Figure 13. Thermal status update



7 Power section

7.1 Current limitation

The current limitation process is activated when the current sense connected on the output stage measures a current value higher than a fixed threshold. When this condition is verified the gate voltage is modulated to avoid output current increasing over the limitation value. The following figures (where BIT_X is intended as XTH bit of the Output Status Register) show typical output current waveforms with different load conditions.



7.2 Thermal protection

The device is protected against overheating due to overload conditions. During driving period, if the output is overloaded, the device suffers two different thermal stresses, the first one related to the junction, and the second related to the case.

The two faults have different trigger thresholds: the junction protection threshold (T_{JSD}) is higher than that of the case protection (T_{CSD}); generally the first protection that is activated in thermal stress conditions is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold (T_{JR}). This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature are below the respective reset thresholds.

Figure 20. Thermal protection flowchart




Figure 21. Thermal protection and fault behavior (TJSD triggered before TCSD)





Figure 22. Thermal protection and fault behavior (TCSD triggered before TJSD)



8 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions:

1. Placing a resistor (RGND) between IC GND pin and load GND
2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

Equation 1

$$R_{GND} \geq V_{CC} / I_{GNDcc}$$

where I_{GNDcc} is the DC reverse ground pin current and can be found in [Section 3: Absolute maximum ratings on page 9](#) of this datasheet.

Power dissipated by RGND during reverse polarity situation is:

Equation 2

$$P_D = (V_{CC})^2 / R_{GND}$$


If option 2 is selected, the diode has to be chosen by taking into account $V_{RRM} > |V_{CC}|$ and its power dissipation capability:

Equation 3

$$P_D \geq I_S * V_F$$

Note: In normal conditions (no reverse polarity) due to the diode, there is a voltage drop between GND of the device and GND of the system.

Figure 23. Reverse polarity protection



Note: Input(i) is intended as any input pin on logic side
 This schematic can be used with any type of load.

9 Reverse polarity on VDD

The reverse polarity on VDD can be implemented on board by placing a diode between the GNDD pin and GND digital ground.


The diode has to be chosen by taking into account $V_{RRM} > |V_{DD}|$ and its power dissipation capability:

Equation 4

$$P_D \geq I_{DD} * V_F$$

Note: In normal conditions (no reverse polarity), due to the diode, there is a voltage drop between GND_{DD} of the device and digital ground of the system.


Figure 24. VDD reverse polarity protection



Note: Input(i) is intended as any input pin on logic side.

10 Demagnetization energy

Figure 25. Single pulse demagnetization energy vs. load current (Typical values at TAMB = 125°C)




11 Conventions

11.1 Supply voltage and power output conventions

Figure 26 shows all conventions used in this document for voltage and current usage.


Figure 26. Supply voltage and power output conventions



12 Thermal information

12.1 Thermal impedance


Figure 27. Simplified thermal model of the process stage



13 Daisy chaining

ISO8200AQ can be daisy chained by connecting the serial data output (SDO) of one device to the digital input (SDI) of the following device in the chain (see [Figure 28](#)).

Figure 28. Example of daisy chaining connection



14 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

14.1 TFQFPN32 package information

Figure 29. TFQFPN32 outline




Figure 30. Package details





Table 14. TFQFPN32 mechanical data

Dim	mm		
	Min.	Typ.	Max.
A	0.95	1.00	1.05
A1	0		0.05
b ⁽¹⁾	0.20	0.25	0.30
b1 ⁽¹⁾	0.25	0.30	0.35
D	10.90	11.0	11.10
E ⁽¹⁾	8.90	9.00	9.10
D2	4.30	4.40	4.50
E2	6.70	6.80	6.90
D3	1.40	1.50	1.60
E3	3.20	3.30	3.40
D4	1.13	1.23	1.33
E4	1.00	1.10	1.20
e		0.65	
e2		0.40	
e3		1.05	
e4		3.15	
e5		4.85	
k	0	0.30	
z1		0.80	
z2		4.07	
z3		3.80	
z4		1.10	
z5		1.15	
z6		2.85	
L ⁽¹⁾	0.45	0.50	0.55

1. Dimensions "b" and "L" are measured at terminal plating surface.

Figure 31. TFQFPN32 suggested footprint (measured in mm)



15 Packing information

15.1 TFQFPN32 packing information

15.1.1 TFQFPN32 packing method concept

Figure 32. TFQFPN32 packing method concept






Figure 33. TFQFPN32 carrier tape




Reel – 330 mm diameter x 101 mm hub x 24 mm width.

Figure 34. TFQFPN32 reel




15.1.2 TFQFPN32 winding direction

Figure 35. TFQFPN32 winding direction



15.1.3 TFQFPN32 leader and trailer

Figure 36. TFQFPN32 leader and trailer



Note: Leader and trailer length as per EAI-481 specification.

16 Ordering information

Table 15. Ordering information

Part number	Package	Packaging
ISO8200AQ	TFQFPN32	Tube
ISO8200AQTR	TFQFPN32	Tape and reel

17 Revision history

Table 16. Document revision history

Date	Revision	Changes
19-Nov-2018	1	Initial release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved