

## Standalone USB Type-C™ sink port controller



### Features

- Auto-run Type-C™ sink controller
- Dead battery mode support
- Integrated  $V_{BUS}$  switch gate drivers (PMOS)
- Integrated  $V_{BUS}$  voltage monitoring
- Short-to-VBUS protections on CC pins
- High voltage capability on  $V_{BUS}$  pins
- $V_{BUS}$  powered:
  - Zero consumption on local battery or application
  - $V_{DD} = [4.1\text{ V}; 22\text{ V}]$
- Temperature range:  $-40\text{ }^{\circ}\text{C}$  up to  $105\text{ }^{\circ}\text{C}$
- ESD: 3 kV HBM - 1.5 kV CDM
- Certified:
  - USB Type-C™ rev 1.4
  - Power sinking device (TID #1455)

### Applications

- Printers, camcorders, cameras
- IoT, drones, accessories and battery powered devices
- Computer accessories (keyboards, mouse)
- Toys, gaming, POS, scanner, LED lighting
- Healthcare, e-cigarettes, handheld devices
- USB accessories
- 5 V DC barrel, USB STD-B and micro-B replacement
- Any 5 V Type-C sink device

### Description

The **STUSB4500L** is a USB Type-C controller that addresses sink devices.

This device supports dead battery mode and is suited for sink devices powered from dead battery state. It is able to operate without any external software support for quick application power-on and immediate charging process start. At type-C connection, the **STUSB4500L** seeks CC pin for SOURCE termination and monitors  $V_{BUS}$  voltage in order to protect the application from an incorrect SOURCE operation. When  $V_{BUS}$  is within the appropriate range, the **STUSB4500L** powers the application by closing the input switch. The available current advertised by the SOURCE is reported to the application in order to align the sinking current. Port status can be optionally monitored by the software through I<sup>2</sup>C interface.

Thanks to its 20 V technology, it implements high voltage features to protect the CC pins against short-circuits to  $V_{BUS}$ .

Product status link	
<a href="#">STUSB4500L</a>	
Product summary	
<b>Order code</b>	STUSB4500LQTR STUSB4500LBJR
<b>Description</b>	Standalone USB Type-C controller (auto-run mode)
<b>Package</b>	QFN-24 EP (4x4) WLCSP-25 (2.6x2.6x0.5)
<b>Marking</b>	4500L

# 1 Functional description

The STUSB4500L is a USB Type-C™ IC controller addressing 5 V sink applications. It supports dead battery mode to allow a system to be powered from a  $V_{BUS}$  power source directly.

**The STUSB4500L major role is to:**


1. Detect the connection between two USB Type-C ports (attach detection)
2. Establish a valid source-to-sink connection
3. Identify the attached device: source or debug accessory
4. Resolve cable orientation and twist connections to establish USB 3 data routing (MUX control) if any
5. Configure the incoming  $V_{BUS}$  power path
6. Monitor the  $V_{BUS}$  power path
7. Report the available power advertised by the source
8. Handle the high voltage protections

**The STUSB4500L also provides:**

- Dead battery mode
- Internal and/or external  $V_{BUS}$  discharge paths
- Debug accessory mode detection
- Customization of the device configuration through NVM to support specific applications

## 1.1 Block overview

Figure 1. Functional block diagram



## 2 Inputs/outputs

### 2.1 Pinout

Figure 2. QFN-24 pin connections (top view)





Figure 3. WLCSP-25 pin connections (top view)



**Table 1. Pin function list**

QFN	CSP	Name	Type	Description	Typical connection
1	B4	CC1DB	HV AIO	Dead battery enable on CC1 pin	To CC1 pin if used or ground
2	B5	CC1	HV AIO	Type-C configuration channel 1	To Type-C receptacle A5
3	B3, C3	NU	-	-	To ground
4	C5	CC2	HV AIO	Type-C configuration channel 2	To Type-C receptacle B5
5	C4	CC2DB	HV AIO	Dead battery enable on CC2 pin	To CC2 pin if used or ground
6	D4	RESET	DI	Reset input, active high	From system
7	D5	SCL	DI	I <sup>2</sup> C clock input	To I <sup>2</sup> C master, ext. pull-up or floating (if not used)
8	E5	SDA	DI/OD	I <sup>2</sup> C data input/output, active low open drain	To I <sup>2</sup> C master, ext. pull-up or floating (if not used)
9	E4	DISCH	HV AI/OD	Internal discharge path or external discharge path enable, active low open drain	From power system (internal path) or to the discharge path switch (external path), ext. pull-up
10	E3	GND	GND	Ground	Ground
11	E2	ATTACH	OD	Attachment detection, active low open drain	To MCU if any, ext. pull-up
12	D3	ADDR0	DI	I <sup>2</sup> C device address setting	Static, to ground or ext. pull-up for address selection, to ground if no connection to MCU
13	D2	ADDR1	DI	I <sup>2</sup> C device address setting	Static, to ground or ext. pull-up for address selection, to ground if no connection to MCU
14	E1	RP_1A5	OD	1.5 A source flag, active low open drain	To power system, ext. pull-up
15	D1	GPIO	OD	General purpose output, active low open drain	To system, ext. pull-up
16	C1	VBUS_EN_SNK	HV OD	V <sub>BUS</sub> sink power path enable, active low open drain	To power switch or to power system, ext. pull-up
17	C2	A_B_SIDE	OD	Cable orientation, active low open drain	USB super speed MUX select, ext. pull-up
18	A1	VBUS_VS_DISCH	HV AI	V <sub>BUS</sub> voltage monitoring and discharge path	From V <sub>BUS</sub> , receptacle side
19	B2	ALERT	OD	I <sup>2</sup> C interrupt, active low open drain	To I <sup>2</sup> C master, ext. pull-up
20	A2	RP_3A	HV OD	3 A source flag, active low open drain	To power switch or to power system, ext. pull-up
21	A3	VREG_1V2	PWR	1.2 V internal regulator output	1 μF typ. decoupling capacitor
22	B1	VSYS	PWR	Power supply from system	From power system, connect to ground if not used
23	A4	VREG_2V7	PWR	2.7 V internal regulator output	1 μF typ. decoupling capacitor
24	A5	VDD	HV PWR	Power supply from USB power line	From V <sub>BUS</sub> , receptacle side
EP	-	EP	GND	Exposed pad is connected to ground	To ground

**Table 2. Pin function descriptions**

Type	Description
D	Digital
A	Analog
O	Output pad
I	Input pad
IO	Bidirectional pad
OD	Open drain output
PD	Pull-down
PU	Pull-up
HV	High voltage
PWR	Power
GND	Ground

## 2.2 Pin description

### 2.2.1 CC1 / CC2

CC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation determination. CC1 and CC2 are HiZ during reset.

### 2.2.2 CC1DB / CC2DB

CC1DB and CC2DB are enabled by dead battery mode by connecting CC1DB and CC2DB respectively to CC1 and CC2. Thanks to this connection, the pull-down terminations on the CC pins are present by default even if the device is not supplied (see [Section 3.3 Dead battery mode](#)).

Warning: CC1DB and CC2DB must be connected to ground when dead battery mode is not supported, then  $V_{sys}$  must be used.

### 2.2.3 RESET

Active high reset.

### 2.2.4 I<sup>2</sup>C interface pins

**Table 3. I<sup>2</sup>C interface pin list**

Name	Description
SCL	I <sup>2</sup> C clock, need external pull-up
SDA	I <sup>2</sup> C data, need external pull-up
ALERT	I <sup>2</sup> C interrupt, need external pull-up
ADDR0, ADDR1	I <sup>2</sup> C device address bits (see <a href="#">Section 4 I<sup>2</sup>C Interface</a> )

Warning: ADDR0 and ADDR1 pins must be connected to ground when there is no connection to an MCU.

### 2.2.5 DISCH

This input/output pin can be used to implement a discharge path for highly capacitive V<sub>BUS</sub> line on power system side.

When used as input, the discharge is internal and a serial resistor must be connected to the pin to limit the discharge current through the pin. Maximum discharge current is 500 mA.

The pin can be also used as an open drain output to control an external V<sub>BUS</sub> discharge path when higher discharge current is required by the application, for instance.

The pin is activated at the same time as the internal discharge path on VBUS\_VS\_DISCH pin. The discharge is activated automatically during cable disconnection and error recovery state. The discharge time is programmable by NVM (see [Section 5 Start-up configuration](#)).

### 2.2.6 GND

Ground.

### 2.2.7 ATTACH

This pin is asserted when a valid source-to-sink connection is established. It is also asserted when a connection to a debug accessory device is detected.

### 2.2.8 RP\_3A/RP\_1A5

These pins report by default the status of the USB source current capabilities.

**Table 4. Source current capability**

Pin name	Value	Description
VBUS_EN_SNK	Hi-Z	No source attached
	0	Source attached
RP_3A	Hi-Z	No source attached or source supplies default USB Type-C current at 5 V
	0	Source supplies 3.0 A USB Type-C current at 5 V
RP_1A5	Hi-Z	No source attached or source supplies default USB Type-C current at 5 V.
	0	Source supplies 1.5 A USB Type-C current at 5 V.

*Note:* **RP\_3A** and **RP\_1A5** signals are valid when a **SOURCE** is attached.

### 2.2.9 GPIO

This pin is an active low open drain output that can be configured by NVM as per table below (see [Section 5 Start-up configuration](#)).

**Table 5. GPIO pin configuration**

NVM parameter GPIO_CFG[1:0]	Pin name	Pin function	Value	Description
00b	SW_CTRL_GPIO	Software controlled GPIO. The output state is defined by the value of I <sup>2</sup> C register bit #0 at address 2Dh	Hi-Z	When bit #0 value is 0b (at start-up)
			0	When bit #0 value is 1b
01b	ERROR_RECOVERY	Hardware fault detection (see <a href="#">Section 3.5 Hardware fault management</a> )	Hi-Z	No hardware fault detected
			0	Hardware fault detected
10b	DEBUG	Debug accessory detection (see <a href="#">Section 3.6 Debug accessory mode detection</a> )	Hi-Z	No debug accessory detected
			0	Debug accessory detected
11b (default)	SINK_POWER	Indicates USB Type-C current capability advertised by the source	Hi-Z	Source supplies default or 1.5 A USB Type-C current at 5 V
			0	Source supplies 3.0 A USB Type-C current at 5 V

### 2.2.10 VBUS\_EN\_SNK

This pin allows the incoming  $V_{BUS}$  power from the USB Type-C receptacle to be enabled when a source is connected according to different operating conditions stated in the table below.  $VBUS\_EN\_SNK$  pin is a high voltage open drain output that allows a PMOS transistor to be directly driven to enable the  $VBUS$  power path.

### 2.2.11 A\_B\_SIDE

This output pin provides the cable orientation. It is used to establish USB SuperSpeed signal routing. This signal is not required in case of USB 2.0 support.

**Table 6. USB data MUX select**

Value	Description
HiZ	CC1 pin is attached to CC line
0	CC2 pin is attached to CC line

### 2.2.12 VBUS\_VS\_DISCH

This input pin is used to sense  $V_{BUS}$  presence, monitor  $V_{BUS}$  voltage, and discharge  $V_{BUS}$  from the USB Type-C receptacle side.

A serial resistor connected to the pin must be used to limit the discharge current through the pin. Maximum discharge current is 50 mA.

The discharge is activated automatically during cable disconnection, and error recovery state. The discharge time is programmable by NVM (see [Section 5 Start-up configuration](#)).

### 2.2.13 VREG\_1V2

This pin is used only for external decoupling of the 1.2 V internal regulator. The recommended decoupling capacitor is: 1  $\mu$ F typ. (0.5  $\mu$ F min., 10  $\mu$ F max.)

### 2.2.14 VSYS

This is the low power supply from the system, if there is any. It can be connected directly to a single cell Lithium battery or to the system power supply delivering 3.3 V up to 5 V. It is recommended to connect the pin to ground when it is not used.

**2.2.15 VREG\_2V7**

This pin is used only for external decoupling of the 2.7 V internal regulator. The recommended decoupling capacitor is: 1  $\mu$ F typ. (0.5  $\mu$ F min., 10  $\mu$ F max.)

**2.2.16 VDD**

This is the main STUSB4500L power supply. Whatever the application is VBUS powered or not, VDD mandatory connection is to USB power line (VBUS). The STUSB4500L can indeed work in dead battery mode, even for self-powered application, in order to reduce power consumption to ZERO when the port is not attached, therefore having no impact on application power leakage.



## 3 Description of the features

### 3.1 CC interface

The STUSB4500L controls the connection to the configuration channel (CC) pins, CC1 and CC2, through two main blocks: the CC line interface block and the CC control logic block.

The CC line interface block is used to:

- Set pull-down termination mode on the CC pins
- Monitor the CC pin voltage values related to the attachment detection thresholds
- Protect the CC pins against overvoltage

The CC control logic block is used to:

- Execute the Type-C FSM related to the sink power role with debug accessory support
- Determine the electrical state for each CC pin related to the detected thresholds
- Evaluate the conditions related to the CC pin states and the  $V_{BUS}$  voltage value to transition from one state to another in the Type-C FSM
- Advertise a valid source-to-sink connection
- Determine the identity of the attached device: source or debug accessory
- Determine cable orientation to allow external routing of the USB data
- Manage USB Type-C power capability on  $V_{BUS}$ : USB default, medium or high current mode
- Handle hardware faults

### 3.2 VBUS power path control

#### 3.2.1 VBUS monitoring

The  $V_{BUS}$  monitoring block supervises from the  $V_{BUS\_VS\_DISCH}$  input pin the  $V_{BUS}$  voltage on the USB Type-C receptacle side.

It is used to check that  $V_{BUS}$  is within a valid voltage range to establish a valid source-to-sink connection and to enable safely the  $V_{BUS}$  power path through the  $V_{BUS\_EN\_SNK}$  pin.

It allows detection of unexpected  $V_{BUS}$  voltage conditions such as undervoltage or overvoltage related to the valid  $V_{BUS}$  voltage range. When such conditions occur, the STUSB4500L reacts as follows:

- At attachment, it prevents the source-to-sink connection to be established and the  $V_{BUS}$  power path to be asserted
- After attachment, it goes into unattached state and it disables the  $V_{BUS}$  power path

The valid  $V_{BUS}$  voltage range is defined by a low limit  $V_{THUSB}$  and a high limit  $V_{MONUSBH}$  (overvoltage condition):

- $V_{THUSB}$  low limit is fixed by hardware at 3.3 V in order to detect a  $V_{BUS}$  rising edge (connection) or falling edge (disconnection)
- The minimum value of  $V_{MONUSBH}$  is  $V_{BUS} +5\%$  and can be shifted by fraction of 1% from  $V_{BUS}+5\%$  to  $V_{BUS} +20\%$ . The value is preset by default in the NVM (see [Section 7.3 Electrical and timing characteristics](#)) and can be changed independently through NVM programming (see [Section 5 Start-up configuration](#))

#### 3.2.2 VBUS discharge

The monitoring block also handles the  $V_{BUS}$  discharge paths connected to the  $V_{BUS\_VS\_DISCH}$  pin for the USB Type-C receptacle side and to the DISCH pin for the power system side. The discharge paths are activated at the same time when disconnection is detected or when the device goes into the error recovery state (see [Section 3.5 Hardware fault management](#)). At detachment, during error recovery state, the discharge is activated for  $T_{DISUSB0V}$  time.

The discharge time durations are also preset by default in the NVM (see [Section 7.3 Electrical and timing characteristics](#)). The discharge time durations can be changed through NVM programming (see [Section 5 Start-up configuration](#)).

The  $V_{BUS}$  discharge feature is enabled by default in the NVM and can be disabled through NVM programming (see [Section 5 Start-up configuration](#)).

### 3.2.3 VBUS power path assertion

The STUSB4500L can control the assertion of the  $V_{BUS}$  power path from the USB Type-C receptacle, directly or indirectly, through the  $VBUS\_EN\_SNK$  pin.

The table below summarizes the operating conditions that determine the electrical value of the  $VBUS\_EN\_SNK$  pin during system operation.

**Table 7.  $VBUS\_EN\_SNK$  pin behavior depending on the operating conditions**

Value	Operating conditions	
	Connection stage	$V_{BUS}$ monitoring conditions on $VBUS\_VS\_DISCH$ pin
0	At attachment or during operation	$V_{BUS} < V_{MONUSBH}$ and $V_{BUS} > V_{THUSB}$
Hi-Z	At detachment or during ErrorRecovery	$V_{BUS} > V_{MONUSBH}$ or $V_{BUS} < V_{THUSB}$

Type-C state column refers to the Type-C FSM states as defined in the USB Type-C standard specification.

## 3.3 Dead battery mode

Dead battery mode allows systems powered by a battery to be supplied by the  $V_{BUS}$  when the battery is discharged and therefore to start the battery charging process without any external support. This mode is also used in systems that are powered through the  $V_{BUS}$  only.

Dead battery mode operates only if the  $CC1DB$  and  $CC2DB$  pins are connected respectively to the  $CC1$  and  $CC2$  pins. Thanks to these connections, the STUSB4500L presents a pull-down termination on its  $CC$  pins and advertises itself as a sink even if the device is not supplied.

When a source system connects to a USB Type-C port, it detects the pull-down termination, establish the source-to-sink connection, and provide the  $V_{BUS}$ . The STUSB4500L is then supplied thanks to the  $VDD$  pin connected to  $V_{BUS}$  on the USB Type-C receptacle side. The STUSB4500L can finalize the connection and enable the power path on  $V_{BUS}$  thanks to the  $VBUS\_EN\_SNK$  pin to allow the system to be powered.

## 3.4 High voltage protections

The STUSB4500L can be safely used in systems or connected to systems that handle high voltage on the  $V_{BUS}$  power path. The device integrates an internal circuitry on the  $CC$  pins that tolerates high voltage and ensures protection up to 22 V in case of unexpected short-circuits with the  $V_{BUS}$  or in case of a connection to a device supplying high voltage on the  $V_{BUS}$ .

## 3.5 Hardware fault management

During system operation, the STUSB4500L handles some pre-identified hardware fault conditions. When such conditions happen, the circuit goes into an ErrorRecovery state as defined in the USB Type-C standard specifications.

The error recovery state is equivalent to force a detach event. When entering this state, the device de-asserts the  $V_{BUS}$  power path by disabling the  $V_{BUS\_EN\_SNK}$ ,  $RP\_3A$  and  $RP\_1A5$  pins, and it removes the terminations from the CC pins. Then, it transitions to the unattached state.

The STUSB4500L goes into error recovery state when at least one condition listed below is met:

- If an overtemperature is detected (junction temperature above maximum  $T_J$ )
- If an overvoltage is detected on the CC pins (voltage on CC pins above  $V_{OVP}$ )

The detection of a hardware fault is advertised through the GPIO pin when configured in `ERROR_RECOVERY` mode.

See [Section 7 Electrical characteristics](#) for threshold values.

### 3.6 Debug accessory mode detection

The STUSB4500L detects a connection to a debug and test system (DTS) as defined in the USB Type-C standard specification. The debug accessory detection is advertised through the GPIO pin when configured in `DEBUG` mode.

A debug accessory device is detected when both the CC1 and CC2 pins are pulled up by an  $R_p$  resistor from the connected device. The voltage levels on the CC1 and CC2 pins give the orientation and current capability as described in the table below. The GPIO pin configured in `DEBUG` mode is asserted to advertise the DTS detection and the `A_B_SIDE` pin indicates the orientation of the connection.

**Table 8. Orientation and current capability detection in sink power role**

#	CC1 pin (CC2 pin)	CC2 pin (CC1 pin)	Charging current configuration	A_B_SIDE pin CC1/CC2 (CC2/CC1)
1	$R_p$ 3 A	$R_p$ 1.5 A	Default	Hi-Z (0)
2	$R_p$ 1.5 A	$R_p$ default	1.5 A	Hi-Z (0)
3	$R_p$ 3 A	$R_p$ default	3.0 A	Hi-Z (0)
4	$R_p$ def/1.5 A/3 A	$R_p$ def/1.5 A/3 A	Default	Hi-Z (Hi-Z)

## 4 I<sup>2</sup>C Interface

### 4.1 Read and write operations

The I<sup>2</sup>C interface is used to configure, control and read the operation status of the device. It is compatible with the Philips I<sup>2</sup>C Bus® (version 2.1). The I<sup>2</sup>C is a slave serial interface based on two signals:

- SCL - serial clock line: input clock used to shift data
- SDA - serial data line: input/output bidirectional data transfers

A filter rejects the potential spikes on the bus data line to preserve data integrity.

The bidirectional data line supports transfers up to 400 Kbit/s (fast mode). The data are shifted to and from the chip on the SDA line, MSB first.

The first bit must be high (START) followed by the 7-bit device address and the read/write control bit.

Four 7-bit device address are available for the STUSB4500 thanks to the external programming of DevADDR0 and DevADDR1 bits through ADDR0 and ADDR1 pins setting i.e. 0x28 or 0x29 or 0x2A or 0x2B. It allows four STUSB4500 devices to be connected on the same I<sup>2</sup>C bus.

**Table 9. Device address format**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DevADDR6	DevADDR5	DevADDR4	DevADDR3	DevADDR2	DevADDR1	DevADDR0	R/W
0	1	0	1	0	ADDR1	ADDR0	0/1


**Table 10. Register address format**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RegADDR7	RegADDR6	RegADDR5	RegADDR4	RegADDR3	RegADDR2	RegADDR1	RegADDR0


**Table 11. Register data format**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

**Figure 4. Read operation**



Start bit = SDA falling when SCL = 1  
 Stop bit = SDA rising when SCL = 1  
 Restart bit = start after a start  
 Acknowledge = SDA forced low during a SCL clock


**Figure 5. Write operation**


## 4.2 Timing specifications

The device uses a standard slave I<sup>2</sup>C channel at speed up to 400 kHz.

**Table 12. I<sup>2</sup>C timing parameters - VDD = 5 V**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$F_{SCL}$	SCL clock frequency	0		400	kHz
$t_{hd,sta}$	Hold time (repeated) START condition	0.6		-	μs
$t_{low}$	LOW period of the SCL clock	1.3		-	
$t_{high}$	HIGH period of the SCL clock	0.6		-	
$t_{su,dat}$	Setup time for repeated START condition	0.6		-	
$t_{hd,dat}$	Data hold time	0.04		0.9	
$t_{su,dat}$	Data setup time	100		-	
$t_r$	Rise time of both SDA and SCL signals	$20 + 0.1 C_b$		300	ns
$t_f$	Fall time of both SDA and SCL signals	$20 + 0.1 C_b$		300	
$t_{su,sto}$	Set-up time for STOP condition	0.6		-	μs
$t_{buf}$	Bus free time between a STOP and START condition	1.3		-	
$C_b$	Capacitive load for each bus line	-		400	pF

**Figure 6. I<sup>2</sup>C timing diagram**


## 5 Start-up configuration

### 5.1 User-defined parameters

The STUSB4500L has a set of user-defined parameters that can be customized by NVM re-programming through the I<sup>2</sup>C interface. This feature allows the customer to change the preset configuration of the USB Type-C interface and to define a new configuration to meet specific application requirements addressing various use cases, or specific implementations.

The NVM re-programming overrides the initial default setting to define a new default setting that is used at power-up or after a reset. The default setting is copied at power-up, or after a reset, from the embedded NVM into I<sup>2</sup>C registers. The values copied in the I<sup>2</sup>C registers are used by the STUSB4500L during the system operation.

The NVM re-programming is possible with a customer password. The I<sup>2</sup>C registers must be re-initialized after each NVM re-programming to make effective the new parameters setting either through power-off and power-up sequence, or through reset.

### 5.2 Default start-up configuration

The table below lists the user-defined parameters and indicates the default start-up configuration of the STUSB4500L.

**Table 13. STUSB4500L user-defined parameters and default settings**

Parameter name	Parameter description	Reset value (default)	Value	Description
SHIFT_VBUS_HIGH_LIMIT	Coefficient to shift up nominal V <sub>BUS</sub> high voltage limit applicable to 5 V	1010b (10%)	0000b to 1111b	0% ≤ V <sub>SHUSBH</sub> ≤ 15% of V <sub>BUS</sub> by increment of 1% Default V <sub>SHUSBH</sub> = 10%
VBUS_DISCH_TIME_TO_0V	Coefficient used to compute V <sub>BUS</sub> discharge time to 0 V	1001b (9)	0001b to 1111b	1 ≤ T <sub>DISPAR0V</sub> ≤ 15 by increment of 1 Unit discharge time: 84 ms (typ.) Default coefficient T <sub>DISPAR0V</sub> = 9, discharge time T <sub>DISUSB0V</sub> = 756 ms
VBUS_DISCH_DISABLE	VBUS discharge deactivation on VBUS_VS_DISCH and DISCH pins	0b	0b	V <sub>BUS</sub> discharge enabled
			1b	V <sub>BUS</sub> discharge disabled
GPIO_CFG[1:0]	Selects GPIO pin configuration (see Section 2.2.9 GPIO )	11b	00b	SW_CTRL_GPIO
			01b	ERROR_RECOVERY
			10b	DEBUG
			11b	SINK_POWER (default)

## 6 Application

The sections below are not part of the ST product specifications. They are intended to give a generic application overview to be used by the customer as a starting point for further implementation and customization. ST does not warrant compliance with customer specifications. Full system implementation and validation are under the customer's responsibility.

### 6.1 General information

#### 6.1.1 Power supplies

The STUSB4500L can be supplied in three different ways depending on the targeted application:

- Through the VDD pin only for applications powered by  $V_{BUS}$  that operate with dead battery mode support
- Through the VSYS pin only for AC powered applications with a system power supply delivering from 3.3 V up to 5 V
- Through the VDD and VSYS pins either for applications powered by a battery with dead battery mode support or for applications powered by  $V_{BUS}$  with a system power supply delivering 3.3 V or 5 V. When both VDD and VSYS power supplies are present, the low power supply VSYS is selected when VSYS voltage is above 3.1 V. Otherwise VDD is selected

When possible, please prefer VDD supply only, and connect it to VBUS in order to minimize application power consumption. In this case, VSYS is not used and must be connected to GND.

#### 6.1.2 Connection to MCU or application processor


The STUSB4500L connection to an MCU or an application processor is optional. However, an I<sup>2</sup>C interface with an interrupt allows a simple connection to most of MCU and SOC of the market.

When a connection through the I<sup>2</sup>C interface is implemented, it provides an extensive functionality during the system operation. For instance, it may be used to:

1. Define the port configuration during system boot (in case the NVM parameters are not customized during manufacturing)
2. Provide a diagnostic of the Type-C connection in real time


At power-up or after a reset, the first software access to the I<sup>2</sup>C registers of the STUSB4500L can be done only after  $T_{LOAD}$  as shown in the figure below.  $T_{LOAD}$  corresponds to the time required to initialize the I<sup>2</sup>C registers with the default values from the embedded NVM. At power-up, the loading phase starts when the voltage level on the VREG\_1V2 output pin of the 1.2 V internal regulator reaches 1.08 V to release the internal POR signal. After a reset, the loading phase starts when the signal on the RESET pin is released.

**Figure 7. I<sup>2</sup>C register initialization sequence at power-up or after a reset**



## 6.2 Typical application

Figure 8. Implementation example



*Note:* The STUSB4500L can be connected to an application processor using I<sup>2</sup>C interface. This connection is optional.



## 7 Electrical characteristics

### 7.1 Absolute maximum ratings

All voltages are referenced to GND.

**Table 14. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply voltage on VDD pin	28	V
V <sub>SYS</sub>	Supply voltage on VSYS pin	6	
V <sub>CC1</sub> , V <sub>CC2</sub> V <sub>CC1DB</sub> , V <sub>CC2DB</sub>	High voltage on CC pins	22	
V <sub>VBUS_EN_SNK</sub> V <sub>VBUS_VS_DISCH</sub> V <sub>DISCH</sub> V <sub>RP_3A</sub>	High voltage on V <sub>BUS</sub> pins	28	
V <sub>SCL</sub> , V <sub>SDA</sub> V <sub>ALERT</sub> V <sub>RESET</sub> V <sub>ATTACH</sub> V <sub>A_B_SIDE</sub> V <sub>RP_1A5</sub> V <sub>GPIO</sub> V <sub>ADDR0</sub> , V <sub>ADDR1</sub>	Operating voltage on I/O pins	-0.3 to 6	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	
T <sub>J</sub>	Maximum junction temperature	145	kV
ESD	HBM	3	
	CDM	1.5	

## 7.2 Operating conditions

**Table 15. Operating conditions**

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply voltage on VDD pin	3.3 to 6	V
V <sub>SYS</sub>	Supply voltage on V <sub>SYS</sub> pin	3.0 to 5.5	
V <sub>CC1</sub> , V <sub>CC2</sub> V <sub>CC1DB</sub> , V <sub>CC2DB</sub>	CC pins	0 to 5.5	
V <sub>VBUS_EN_SNK</sub> V <sub>VBUS_VS_DISCH</sub> V <sub>DISCH</sub> V <sub>RP_3A</sub>	High voltage pins	0 to 22	
V <sub>SCL</sub> , V <sub>SDA</sub> V <sub>ALERT</sub> V <sub>RESET</sub> V <sub>ATTACH</sub> V <sub>A_B_SIDE</sub> V <sub>RP_1A5</sub> V <sub>GPIO</sub> V <sub>ADDR0</sub> , V <sub>ADDR1</sub>	Operating voltage on I/O pins	0 to 4.5	
T <sub>A</sub>	Operating temperature	-40 to 105	

### 7.3 Electrical and timing characteristics

Unless otherwise specified:  $V_{DD} = 5\text{ V}$ ,  $T_A = 25\text{ }^\circ\text{C}$ , all voltages are referenced to GND.

**Table 16. Electrical characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_{DD}$ (SNK)	Current consumption	Device connected to VBUS $V_{DD}$ @ VBUS level	110	160	210	$\mu\text{A}$
$T_{LOAD}$	I <sup>2</sup> C registers loading time from NVM	At power-up or after a reset			30	ms
<b>CC1 and CC2 pins</b>						
$R_d$	CC pull-down resistors	$-40\text{ }^\circ\text{C} < T_A < +105\text{ }^\circ\text{C}$	-10%	5.1	+10%	k $\Omega$
$R_{INCC}$	CC input impedance	Terminations off	200			k $\Omega$
$V_{TH0.2}$	Detection threshold 1	Min. $I_{P\_USB}$ detection by sink on $R_d$ , min CC voltage for connected sink	0.15	0.20	0.25	V
$V_{TH0.66}$	Detection threshold 2	Min. $I_{P\_1.5}$ detection by sink on $R_d$	0.61	0.66	0.71	V
$V_{TH1.23}$	Detection threshold 3	Min. $I_{P\_3.0}$ detection by sink on $R_d$	1.16	1.23	1.31	V
$V_{TH2.6}$	Detection threshold 4	Max. CC voltage for connected sink	2.45	2.60	2.75	V
$V_{OVP}$	Overvoltage protection on CC pins		5.82	6	6.18	V
<b>VBUS_VS_DISCH pin monitoring and driving</b>						
$V_{THUSB}$	$V_{BUS}$ disconnection threshold	$V_{DD}@5\text{ V}$	3.2	3.3	3.4	V
$I_{DISUSB}$	$V_{BUS}$ discharge current	Through external resistor connected to VBUS_VS_DISCH pin			50	mA
$T_{DISUSB0V}$	$V_{BUS}$ discharge time to 0 V	At detachment, during error recovery state. Coefficient $T_{DISPAR0V}$ programmable by NVM, Default $T_{DISPAR0V} = 9$ , $T_{DISUSB0V} = 756$ ms	70 $*T_{DISPAR0V}$	84 $*T_{DISPAR0V}$	100 $*T_{DISPAR0V}$	ms
$V_{MONUSBH}$	$V_{BUS}$ monitoring high voltage limit	$V_{BUS}+5\%$ is nominal high voltage limit, Shift coefficient $V_{SHUSBH}$ is programmable by NVM from 0% to 15% of $V_{BUS}$ by step of 1% Default $V_{SHUSBH} = 10\%$ , $V_{MONUSBH} = V_{BUS} + 15\%$		$V_{BUS}+5\%$ $+V_{SHUSBH}$		V
<b>DISCH pin driving</b>						
$I_{DISPWR}$	Power system discharge current	Through external resistor connected to DISCH pin			500	mA
<b>Digital input/output (SCL, SDA, ALERT, RESET, ATTACH, A_B_SIDE, RP_1A5, GPIO, ADDR0, ADDR1)</b>						
$V_{IH}$	High level input voltage		1.2			V
$V_{IL}$	Low level input voltage				0.35	V
$V_{OL}$	Low level output voltage	$I_{oh} = 3\text{ mA}$			0.4	V

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>20 V open drain outputs (VBUS_EN_SNK, DISCH, RP_3A)</b>						
V <sub>OL</sub>	Low level output voltage	I <sub>oh</sub> = 3 mA			0.4	V

## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 QFN-24 EP (4x4) package information

**Figure 9. QFN-24 EP (4x4) package information**





Table 17. QFN-24 EP (4x4) package mechanical data

Ref.	mm			Inches		
	Min.	Typ	Max.	Min.	Typ.	Max.
A	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.18	0.25	0.30	0.007	0.0010	0.012
D	3.95	4.00	4.05	0.156	0.157	0.159
D2	2.55	2.70	2.80	0.100	0.106	0.110
E	3.95	4.00	4.05	0.156	0.157	0.159
E2	2.55	2.70	2.80	0.100	0.106	0.110
e	0.45	0.50	0.55	0.018	0.020	0.022
K	0.15	-	-	0.006	-	-
L	0.30	0.40	0.50	0.012	0.016	0.020


Figure 10. QFN-24 EP (4x4) recommended footprint




## 8.2 WLCSP (2.6x2.6x0.5) 25 bumps package information

Figure 11. WLCSP (2.6x2.6x0.5) package outline


Bottom view



Side view




Top view



**Table 18. WLCSP (2.6x2.6x0.5) package mechanical data**

Symbol	mm		
	Min.	Typ.	Max.
A	0.456	0.50	0.544
A1	0.179	195	0.211
A2	0.255	0.28	0.305
A3	0.022	0.025	0.028
E	2.563	2.593	2.623
D	2.563	2.593	2.623
E1	1.6 BSC		
D1	1.6 BSC		
e	0.4 BSC		
b	0.245		0.295
n	25		
<b>Tolerance of form and position</b>			
aaa	0.03		
bbb	0.06		
ccc	0.05		
ddd	0.015		

*Note:* WLCSP stands for wafer level chip scale package. The typical ball diameter before mounting is 0.25 mm. The terminal A1 corner must be identified on the top surface by using a laser marking dot.

**Figure 12. WLCSP (2.6x2.6x0.5) recommended footprint**




### 8.3 Thermal information

**Table 19. Thermal information**

Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	5	

## 9 Terms and abbreviations

**Table 20. List of terms and abbreviations**

Term	Description
Accessory mode	Debug accessory mode. It is defined by the presence of pull-up resistors $R_p/R_p$ on CC1/CC2 pins in sink power role.
DFP	Downstream facing port, specifically associated with the flow of data in a USB connection. Typically the ports on a HOST or the ports on a hub to which devices are connected. In its initial state, the DFP sources $V_{BUS}$ and optionally $V_{CONN}$ , and supports data.
DRP	Dual-role port. A port that can operate as either a source or a sink. The port role may be changed dynamically.
Sink	Port asserting $R_d$ on the CC pins and consuming power from the $V_{BUS}$ .
Source	Port asserting $R_p$ on the CC pins and providing power over the $V_{BUS}$ .
UFP	Upstream facing port, specifically associated with the flow of data in a USB connection. The port on a device or a hub that connects to a host or the DFP of a hub. In its initial state, the UFP sinks $V_{BUS}$ and supports data.

## Revision history

**Table 21. Document revision history**

Date	Revision	Changes
10-Oct-2019	1	Initial release.
22-Oct-2019	2	Added <a href="#">Figure 12. WLCSP (2.6x2.6x0.5) recommended footprint.</a>

## Contents

<b>1</b>	<b>Functional description</b>	<b>2</b>
1.1	Block overview	2
<b>2</b>	<b>Inputs/outputs</b>	<b>3</b>
2.1	Pinout	3
2.2	Pin description	5
2.2.1	CC1 / CC2	5
2.2.2	CC1DB / CC2DB	5
2.2.3	RESET	5
2.2.4	I <sup>2</sup> C interface pins	5
2.2.5	DISCH	6
2.2.6	GND	6
2.2.7	ATTACH	6
2.2.8	RP_3A/RP_1A5	6
2.2.9	GPIO	7
2.2.10	VBUS_EN_SNK	7
2.2.11	A_B_SIDE	7
2.2.12	VBUS_VS_DISCH	7
2.2.13	VREG_1V2	7
2.2.14	VSYS	7
2.2.15	VREG_2V7	8
2.2.16	VDD	8
<b>3</b>	<b>Description of the features</b>	<b>9</b>
3.1	CC interface	9
3.2	VBUS power path control	9
3.2.1	VBUS monitoring	9
3.2.2	VBUS discharge	9
3.2.3	VBUS power path assertion	10
3.3	Dead battery mode	10
3.4	High voltage protections	10
3.5	Hardware fault management	10

---

3.6	Debug accessory mode detection .....	11
<b>4</b>	<b>I<sup>2</sup>C Interface .....</b>	<b>12</b>
4.1	Read and write operations .....	12
4.2	Timing specifications .....	13
<b>5</b>	<b>Start-up configuration .....</b>	<b>14</b>
5.1	User-defined parameters .....	14
5.2	Default start-up configuration .....	14
<b>6</b>	<b>Application .....</b>	<b>15</b>
6.1	General information .....	15
6.1.1	Power supplies .....	15
6.1.2	Connection to MCU or application processor .....	15
6.2	.....	15
<b>7</b>	<b>Electrical characteristics .....</b>	<b>17</b>
7.1	Absolute maximum ratings .....	17
7.2	Operating conditions .....	17
7.3	Electrical and timing characteristics .....	19
<b>8</b>	<b>Package information .....</b>	<b>21</b>
8.1	QFN-24 4x4 mm package information .....	21
8.2	WLCSP (2.6x2.6x0.5) 25 bumps package information .....	22
8.3	Thermal information .....	25
<b>9</b>	<b>Terms and abbreviations .....</b>	<b>26</b>
	<b>Revision history .....</b>	<b>27</b>

## List of tables

<b>Table 1.</b>	Pin function list . . . . .	4
<b>Table 2.</b>	Pin function descriptions . . . . .	5
<b>Table 3.</b>	I <sup>2</sup> C interface pin list . . . . .	5
<b>Table 4.</b>	Source current capability. . . . .	6
<b>Table 5.</b>	GPIO pin configuration . . . . .	7
<b>Table 6.</b>	USB data MUX select. . . . .	7
<b>Table 7.</b>	VBUS_EN_SNK pin behavior depending on the operating conditions . . . . .	10
<b>Table 8.</b>	Orientation and current capability detection in sink power role . . . . .	11
<b>Table 9.</b>	Device address format . . . . .	12
<b>Table 10.</b>	Register address format . . . . .	12
<b>Table 11.</b>	Register data format. . . . .	12
<b>Table 12.</b>	I <sup>2</sup> C timing parameters - VDD = 5 V . . . . .	13
<b>Table 13.</b>	STUSB4500L user-defined parameters and default settings . . . . .	14
<b>Table 14.</b>	Absolute maximum ratings . . . . .	17
<b>Table 15.</b>	Operating conditions . . . . .	18
<b>Table 16.</b>	Electrical characteristics . . . . .	19
<b>Table 17.</b>	QFN-24 EP (4x4) package mechanical data . . . . .	22
<b>Table 18.</b>	WLCSP (2.6x2.6x0.5) package mechanical data . . . . .	24
<b>Table 19.</b>	Thermal information . . . . .	25
<b>Table 20.</b>	List of terms and abbreviations . . . . .	26
<b>Table 21.</b>	Document revision history . . . . .	27

## List of figures

<b>Figure 1.</b>	Functional block diagram . . . . .	2
<b>Figure 2.</b>	QFN-24 pin connections (top view) . . . . .	3
<b>Figure 3.</b>	WLCSP-25 pin connections (top view) . . . . .	3
<b>Figure 4.</b>	Read operation. . . . .	12
<b>Figure 5.</b>	Write operation . . . . .	13
<b>Figure 6.</b>	I <sup>2</sup> C timing diagram. . . . .	13
<b>Figure 7.</b>	I <sup>2</sup> C register initialization sequence at power-up or after a reset . . . . .	15
<b>Figure 8.</b>	Implementation example . . . . .	16
<b>Figure 9.</b>	QFN-24 EP (4x4) package information. . . . .	21
<b>Figure 10.</b>	QFN-24 EP (4x4) recommended footprint . . . . .	22
<b>Figure 11.</b>	WLCSP (2.6x2.6x0.5) package outline. . . . .	23
<b>Figure 12.</b>	WLCSP (2.6x2.6x0.5) recommended footprint . . . . .	24

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved