









UCC14240-Q1 SLUSE80 - SEPTEMBER 2021

UCC14240-Q1 1.5-W, 24-V V_{IN}, High-Efficiency, > 3 kV_{RMS}, Isolated DC/DC Module

1 Features

- AEC-Q100 qualified for automotive applications
 - Temperature grade 1: –40°C ≤ T_J ≤ 150°C
 - Temperature grade 1:–40 °C ≤ T_A ≤ 125°C
- Fully integrated high-efficiency isolated DC/DC converter with isolation transformer
- Isolated DC/DC for driving: IGBTs, SiC FETs
- > 1.5-W output power at T_A = 105 °C
- Input voltage range: 21 V to 27 V with 32-V absolute maximum
- Adjustable (VDD VEE) output voltage (with external resistors): 18 V to 25 V, ±1.3 % over full temperature range
- Adjustable (COM VEE) output voltage (with external resistors): from 2.5 V to (VDD - VEE), ±1.3 %
- Low electromagnetic emissions
- UVLO, OVLO, Power Good, soft-start, shortcircuit, power-limit, and over temperature protection
- CMTI > 150 kV/µs
- 36-pin, wide SOIC package
- Planned safety-related certifications:
 - 5657-VPK isolation per DIN V VDE V 0884-11:2017-01
 - 3000-VRMS isolation for 1 minute per UL 1577
 - UL certification per IEC 60950-1, IEC 62368-1, and IEC 60601-1 end equipment standards
 - CQC approval per GB4943.1-2011

2 Applications

- Hybrid, electric and power train system (EV/HEV)
 - Automotive DC/DC converter
 - HEV EV inverter and motor control
 - EV charging station power module
 - On-board (OBC) and wireless charger
- Grid infrastructure
 - DC charging (pile) station
 - String inverter
- Motor drives
- Robot servo drive

3 Description


UCC14240-Q1 is a high isolation voltage DC/DC module designed to provide power to IGBT or SiC gate drivers. The high-accuracy output voltages provide better channel enhancement for higher system efficiency without over-stressing the power device gate. The module integrates a transformer and DC/DC controller with a proprietary architecture to achieve high efficiency with very low emissions.

The UCC14240-Q1 provides > 1.5 W (typical) of isolated output power at high efficiency. Requiring a minimum of external components and including on-chip device protection, the module provides extra features such as input under-voltage lockout, over-voltage lockout, output voltage powergood comparators, over-temperature shutdown, soft-start timing, adjustable isolated positive and negative output voltage, an enable pin, and an open-drain output powergood pin.


Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
UCC14240-Q1	SSOP	12.83 mm × 7.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application



Typical Power-up Sequence



Table of Contents

1 Features	1	7.4 Device Functional Modes	13
2 Applications	1	8 Application and Implementation	14
3 Description		8.1 Application Information	
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions	3	8.3 System Examples	
6 Specifications		9 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		10 Layout	
6.2 ESD Ratings		10.1 Layout Guidelines	
6.3 Recommended Operating Conditions		10.2 Layout Example	
6.4 Thermal Information	<mark>5</mark>	11 Device and Documentation Support	
6.5 Power Ratings	<mark>6</mark>	11.1 Documentation Support	
6.6 Insulation Specifications	6	11.2 Receiving Notification of Documentation Update	
6.7 Electrical Characteristics	<mark>7</mark>	11.3 Support Resources	22
6.8 Typical Characteristics		11.4 Trademarks	
7 Detailed Description		11.5 Electrostatic Discharge Caution	
7.1 Overview		11.6 Glossary	
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	12	Information	23
·			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
September 2021	*	Initial release

Submit Document Feedback



5 Pin Configuration and Functions




Figure 5-1. DWN Package, 36-Pin SSOP (Top View)

Table 5-1. Pin Functions

	PIN		DESCRIPTION
NAME	NO.	TYPE (1)	DESCRIPTION
GNDP	1, 2, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18	G	Primary-side ground connection for VIN. Place several vias to copper pours for thermal relief. See <i>Layout Guidelines</i> .
/PG	3	0	Active low powergood open-drain output pin. /PG pulled low when (UVLO \leq VIN \leq OVLO); (UVP1 \leq (VDD $-$ VEE) \leq OVP1); (UVP2 \leq (COM $-$ VEE) \leq OVP2); T _{J_Primary} \leq T _{SHUT_primary} ; and T _{J_secondary}
ENA	4	I	Enable pin. Forcing ENA LOW disables the device. Pull HIGH to enable normal device functionality. 5.5-V recommended maximum.
VIN	6, 7	Р	Primary input voltage. Connect a 2.2-µF ceramic capacitor from VIN to GNDP. Connect a 0.1-µF high-frequency bypass ceramic capacitor close the pins.
VEE	19, 20, 21, 22, 23, 24, 25,26, 27, 30,31, 36	G	Secondary-side reference connection for VDD and COM. The VEE pins are used for the high current return paths.
VDD	28, 29	Р	Secondary-side isolated output voltage from transformer. Connect a 2.2-µF and a parallel 0.1-µF ceramic capacitor from VDD to VEE. The 0.1-µF ceramic capacitor is the high frequency bypass and must be next to the IC pins.
RLIM	32	Р	Secondary-side second isolated output voltage resistor to limit the source current from VDD to COM node, and the sink current from COM to VEE. Connect a resistor from RLIM to COM to regulate the (COM – VEE) voltage. See Section 8.2.2.1 for more detail.
FBVEE	33	I	Feedback (COM – VEE) output voltage sense pin used to adjust the output (COM – VEE) voltage. Connect a resistor divider from COM to VEE so that the midpoint is connected to FBVEE, and the equivalent FBVEE voltage when regulating is 2.5 V. Add a 100-pF to 330-pF ceramic capacitor for high frequency decoupling in parallel with the low-side feedback resistor. The 0.1-μF ceramic capacitor for high frequency bypass must be next to the FBVEE and VEEA IC pins on top layer or back layer connected with vias.



Table 5-1. Pin Functions (continued)

PIN		TYPE (1)	DESCRIPTION	
NAME	NO.		DESCRIF HON	
FBVDD	34	I	Feedback (VDD – VEE) output voltage sense pin and to adjust the output (VDD – VEE) voltage. Connect a resistor divider from VDD to VEE so that the midpoint is connected to FBVDD, and the equivalent FBVDD voltage when regulating is 2.5 V. Add a 100-pF to 330-pF ceramic capacitor for high frequency decoupling in parallel with the low-side feedback resistor. The 0.1-μF ceramic capacitor for high frequency bypass must be next to the FBVDD and VEEA IC pins on top layer or back layer connected with vias.	
VEEA	35	G	Secondary-side analog sense reference connection for the noise sensitive analog feedback inputs, FBVDD and FBVEE. Connect the low-side feedback resistors and high frequency decoupling filter capacitor close to the VEEA pin and respective feedback pin FBVDD or FBVEE. Connect to secondary-side gate drive lowest voltage reference, VEE. Use a single point connection and place the high frequency decoupling ceramic capacitor close to the VEEA pin. See <i>Layout Guidelines</i> .	

(1) P = power, G = ground, I = input, O = output

Submit Document Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN to GNDP	-0.3	32	V
	ENA, /PG to GNDP	-0.3	7	V
	VDD, VEE, FBVDD, FBVEE to VEE	-0.3	32	V
P _{LOSS_MAX}	Total power loss at T _A = 25 °C,		2.45	W
P _{OUT_VDD_MAX}	Total (VDD - VEE) output power at T _A = 25 °C,		4	W
P _{OUT_VEE_MAX}	Total (COM - VEE) output power at T _A = 25 °C,		0.75	W
T _J	Operating junction temperature range	-0.3	150	°C
T _{stg}	Storage temperature	-0.3	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed in the *Recommended Operating Conditions* table. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V Clastractatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
V(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±500	, v

⁽¹⁾ AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{VIN}	Primary-side input voltage to GNDP	21	24	27	V
V _{ENA}	Enable to GNDP	0		5.5	V
V _{/PG}	Powergood to GNDP	0		5.5	V
V _{VDD}	VDD to VEE	18		25	V
V _{VEE}	COM to VEE	2.5		VDD – VEE	V
V _{FBVDD}	FBVDD to VEE	0	2.5	5.5	V
V _{FBVEE}	FBVEE to VEE	0	2.5	5.5	V
T _A	Ambient temperature	-40		125	°C
TJ	Junction temperature	-40		150	°C

6.4 Thermal Information

	UCC14240-Q1			
	THERMAL METRIC ⁽¹⁾	DWN (SOIC)	UNIT	
		36 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	52.3	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	28.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	25.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	16.6	°C/W	



6.4 Thermal Information (continued)

		UCC14240-Q1	
	THERMAL METRIC ⁽¹⁾	DWN (SOIC)	UNIT
		36 PINS	
ΨЈВ	Junction-to-board characterization parameter	25.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

6.5 Power Ratings

 V_{IN} = 24 V, C_{IN} = C_{OUT} = 2.2 μ F, T_J = 150 °C

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P _D	Power dissipation		540	mW
P _{DP}	Power dissipation by driver side (primary)	(VDD – VEE) = 25 V, I _{VDD} = 1500 mW,	120	mW
P _{DS}	Power dissipation by rectifier side (secondary)	(COM – VEÉ) = 5 V; I _{RLIM} = 375 mW	100	mW
P _{DT}	Power dissipation by transformer		320	mW

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 120	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Over-voltage Category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN V VDE	V 0884-11:2017-01 ⁽²⁾ (Planned Certification	Targets)		
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1202	V _{PK}
V_{IOWM}	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	850	V_{RMS}
		DC voltage	1202	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1s (100% production)	4243	V_{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 µs waveform, V _{TEST} = 1.3 × V _{IOSM} = 6500 V _{PK} (qualification)	5000	V_{PK}
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM} = 1442$ V_{PK} , $t_m = 10$ s	≤ 5	
9 _{pd}	Apparent charge ⁽⁴⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM} = 1442$ V_{PK} , $t_m = 10$ s	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{s}; \\ V_{pd(m)} = 1.5 \times V_{IORM} = 1803 V_{PK}, t_m = 1 \text{s}$	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f = 1 MHz	approxim ately 3.5	pF

Submit Document Feedback



6.6 Insulation Specifications (continued)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577 (Pla	anned Certification Target)			
V _{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO} = 3000 V_{RMS} , t = 60 s (qualification); V_{TEST} = 1.2 × V_{ISO} = 3600 V_{RMS} , t = 1 s (100% production)	3000	V_{RMS}

- (1) Creepage and clearance requirements must be applied according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Electrical Characteristics

Over operating temperature range (= -40 °C \leq T $_{J}$ \leq 150 °C, 21 V \leq V $_{IN}$ \leq 27 V, C $_{IN}$ = C $_{OUT}$ = 2.2 μ F, V $_{ENA}$ = 5 V, R $_{LIM}$ = 1 k Ω unless otherwise noted. All typical values at T $_{A}$ = 25 °C and V $_{IN}$ = 24 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT SUPPLY (Prim	ary-side. All voltages with respec	ct to GNDP)					
V _{VIN}	Input voltage range	Primary-side input voltage to GNDP	21	24	27	V	
I _{VINQ_OFF}	VIN quiescent current,disabled	ENA = 0 V, VIN = 21 V-27 V; IOUT = no load					
I _{VIN_ON_NO_LOAD}	VIN operating current, no load	ENA = 5 V; VIN = 21 V–27 V; (VDD – VEE) regulating; I((VDD – VEE)) = no load			8	mA	
I _{VIN_ON_FULL_LOAD}	VIN operating current, full load ENA = 5 V; VIN = 21 V–27 V; (VDD – VEE) = 25-V regulating; I((VDD – VEE)) = 60 mA						
UVLOP COMPARATO	R (Primary-side. All voltages wit	h respect to GNDP)					
V _{VIN_UVLOP_RISING}	VIN under-voltage lockout rising threshold	Voltage at VIN pin while VIN rising		20		V	
V _{VIN_UVLOP_FALLING}	VIN under-voltage lockout falling threshold	Voltage at VIN pin while VIN falling		18		V	
OVLOP COMPARATO	OR (Primary-side. All voltages wit	h respect to GNDP)					
V _{VIN_OVLO_RISING}	VIN over-voltage lockout rising threshold	Voltage at VIN pin while VIN rising		31		V	
V _{VIN_OVLO_FALLING}	VIN over-voltage lockout falling threshold	Voltage at VIN pin while VIN falling		29		V	
TSHUTP THERMAL S	SHUTDOWN COMPARATOR (Prim	ary-side. All voltages with respec	t to GNDP)				
TSHUTP _{PRIMARY_RISE}	Primary-side over-temperature shutdown rising threshold	First time at power-up T_j needs to be < 140 °C to turn-on.	150	160		°C	
TSHUTP _{PRIMARY_HYST}	Primary-side over-temperature shutdown hysteresis			20		°C	
EN INPUT PIN (Prima	ry-side. All voltages with respect	to GNDP)					
V _{EN_IR}	Input voltage rising threshold, logic HIGH	Rising edge			2.1	V	



6.7 Electrical Characteristics (continued)

Over operating temperature range (= -40 °C \leq T_J \leq 150 °C, 21 V \leq V_{IN} \leq 27 V, C_{IN} = C_{OUT} = 2.2 μ F, V_{ENA} = 5 V, R_{LIM} = 1 k Ω unless otherwise noted. All typical values at T_A = 25 °C and V_{IN} = 24 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{EN_IF}	Input voltage falling threshold, logic LOW	Falling edge	0.8			V
len	Enable Pin Input Current	V _{EN} = 5.0 V		5	10	μΑ
PG OPEN-DRAIN (OUTPUT PIN (Primary-side. All volt	ages with respect to GNDP) [/PG is	Active Low]			
V _{/PG_OUT_LO}	/PG output-low saturation voltage	Sink Current = 5 mA, power is good			0.5	V
I _{/PG OUT HI}	/PG Leakage current	/PG = 5.5 V, power is not good			5	μΑ
SWITCHING FREQ	UENCY (Primary-side. All voltages	with respect to GNDP)				
F _{SW_CARRIER}	Switching frequency range	ENA = 5 V; (VDD – VEE) = 25 V	11	13	17	MHz
VDD OUTPUT VOL	TAGE (Secondary-side. All voltages	s with respect to VEE)				
V _{VDD_} RANGE	(VDD - VEE) Output voltage range	Secondary-side (VDD – VEE), adjust with external resistor divider	18	22	25	V
V _{VDD_DC_} accuracy	(VDD - VEE) Output voltage DC regulation accuracy	Secondary-side (VDD – VEE) over load, line and temperature; externally adjust with external resistor divider	-1.3		1.3	%
VDD REGULATION	HYSTERETIC COMPARATOR (Sec	ondary-side. All voltages with resp	pect to VEE)	,	-	
V_{FBVDD_REF}	Feedback regulation reference voltage for (VDD - VEE)	During secondary soft-start, the (VDD – VEE) reference is stepped-up		2.5		V
VEE OUTPUT VOL	TAGE (Secondary-side. All voltages	s with respect to VEE)			'	
V _{VEE_RANGE}	(COM - VEE) Output voltage range	Secondary-side (COM – VEE), adjust with external resistor divider	2.5	5	(VDD- VEE)	V
V _{(VDD} - VEE)_DC_ACCURACY	(VDD - VEE) Output voltage DC regulation accuracy	Secondary-side VDD output voltage to VEE over load, line and temperature; externally adjust with external resistor divider			1.3	%
VEE REGULATION	HYSTERETIC COMPARATOR (Sec	ondary-side. All voltages with resp	ect to VEE)			
V _{FBVEE_} REF	Feedback regulation reference voltage for (COM - VEE)	During secondary soft-start, the (COM – VEE) reference is stepped-up same as (VDD – VEE) reference		2.5		V
UVLOS COMPARA	TOR (Secondary-side. All voltages	with respect to VEE)				
V _{VDD_UVLO_RISING}	(VDD - VEE) under-voltage lockout rising threshold	Voltage at FBVDD, using an external resistor divider from VDD to VEE, midpoint connected to FBVDD.		0.9		V
V _{VDD_UVLO_HYST}	(VDD - VEE) under-voltage lockout hysteresis	Voltage at FBVDD, using an external resistor divider from VDD to VEE, midpoint connected to FBVDD.		0.2		V
tvdd_uvlo_deglitch	(VDD - VEE) under-voltage lockout deglitch time	Voltage at FBVDD, using an external resistor divider from VDD to VEE, midpoint connected to FBVDD.		2.5		μs

Submit Document Feedback



6.7 Electrical Characteristics (continued)

Over operating temperature range (= -40 °C \leq T_J \leq 150 °C, 21 V \leq V_{IN} \leq 27 V, C_{IN} = C_{OUT} = 2.2 μ F, V_{ENA} = 5 V, R_{LIM} = 1 k Ω unless otherwise noted. All typical values at T_A = 25 °C and V_{IN} = 24 V

VEE) over-voltage lockout hreshold VEE) over-voltage lockout threshold VEE) over-voltage lockout threshold VEE) over-voltage lockout h time de. All voltages with respect of the per step voltage at Start of dary-side soft-start voltage at End of dary-side soft-start luration per step, until get ast one ROTECTION COMPARATO VEE) under-voltage tion rising threshold VEE) under-voltage tion deglitch time VEE) under-voltage	Voltage from VDD to VEE Voltage from VDD to VEE	31 29 32 0.2 1.1 2.5 128 dary-side. All voltages w 2.25 25 32	ith respe	V V µs V V µs ect to V mV
threshold VEE) over-voltage lockout h time de. All voltages with respected. e per step voltage at Start of dary-side soft-start voltage at End of dary-side soft-start luration per step, until get last one ROTECTION COMPARATO VEE) under-voltage tion rising threshold VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time	8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step.	32 0.2 1.1 2.5 128 dary-side. All voltages w 2.25 25	ith respe	μs V V μs ect to V mV
h time de. All voltages with respected. All voltages with respected experience of the period of the	8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step.	0.2 1.1 2.5 128 dary-side. All voltages w 2.25 25	ith respe	V V V ps oct to V mV
voltage at Start of dary-side soft-start voltage at End of dary-side soft-start voltage at End of dary-side soft-start luration per step, until get ast one ROTECTION COMPARATO VEE) under-voltage tion rising threshold VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time	8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 9 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step.	1.1 2.5 128 dary-side. All voltages w 2.25	ith respe	V V ps oct to V mV
voltage at Start of dary-side soft-start voltage at End of dary-side soft-start luration per step, until get last one ROTECTION COMPARATO VEE) under-voltage tion rising threshold VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time	at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. OR VDD OUTPUT VOLTAGE (Second	1.1 2.5 128 dary-side. All voltages w 2.25	ith respe	V V ps oct to V mV
voltage at End of dary-side soft-start voltage at End of dary-side soft-start luration per step, until get last one ROTECTION COMPARATO VEE) under-voltage tion rising threshold VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time	at 2.5 V. That is, 200 mV per step. 8 Steps start from 1.1 V and end at 2.5 V. That is, 200 mV per step. OR VDD OUTPUT VOLTAGE (Second	2.5 128 dary-side. All voltages w 2.25 25	ith respe	V μs ect to V mV
dary-side soft-start luration per step, until get last one ROTECTION COMPARATO - VEE) under-voltage tion rising threshold - VEE) under-voltage tion hysteresis - VEE) under-voltage tion deglitch time	at 2.5 V. That is, 200 mV per step. OR VDD OUTPUT VOLTAGE (Second	128 dary-side. All voltages w 2.25	ith respe	μs ect to V mV
ast one ROTECTION COMPARATO - VEE) under-voltage tion rising threshold - VEE) under-voltage tion hysteresis - VEE) under-voltage tion deglitch time		dary-side. All voltages w 2.25	ith respe	v mV
- VEE) under-voltage tion rising threshold - VEE) under-voltage tion hysteresis - VEE) under-voltage tion deglitch time		2.25	ith respe	V mV
tion rising threshold - VEE) under-voltage tion hysteresis - VEE) under-voltage tion deglitch time	V _{UVP} = V _{REF} × 90%	25		mV
tion hysteresis - VEE) under-voltage tion deglitch time				
tion deglitch time		32		μs
- VEE) under-voltage				1
tion fault latch-off deglitch		64		μs
TECTION COMPARATOR	VDD OUTPUT VOLTAGE (Seconda	ry-side. All voltages with	ı respect	to VEE)
– VEE) over-voltage tion rising threshold	V _{OVP} = V _{REF} × 110%	2.75		V
– VEE) over-voltage tion hysteresis		25		mV
- VEE) over-voltage tion deglitch time		32		μs
– VEE) over-voltage tion fault latch-off deglitch		64		μs
ROTECTION COMPARATO	DR (COM – VEE) OUTPUT VOLTAGE	(Secondary-side. All vo	Itages wi	ith
– VEE) under-voltage tion rising threshold	V _{UVP} = V _{REF} × 90%	2.25		V
– VEE) under-voltage tion hysteresis		25		mV
– VEE) under-voltage tion deglitch time		32		μs
– VEE) under-voltage tion fault latch-off deglitch	Fault is communicated to primary at any time to protect and enter a safe state.	64		μs
	tion deglitch time VEE) over-voltage tion fault latch-off deglitch ROTECTION COMPARATO VEE) under-voltage tion rising threshold VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time VEE) under-voltage tion fault latch-off deglitch	tion deglitch time - VEE) over-voltage tion fault latch-off deglitch ROTECTION COMPARATOR (COM – VEE) OUTPUT VOLTAGE - VEE) under-voltage tion rising threshold - VEE) under-voltage tion hysteresis - VEE) under-voltage tion deglitch time - VEE) under-voltage tion fault latch-off deglitch Fault is communicated to primary at any time to protect and enter a safe state.	tion deglitch time VEE) over-voltage tion fault latch-off deglitch ROTECTION COMPARATOR (COM – VEE) OUTPUT VOLTAGE (Secondary-side. All vo VEE) under-voltage tion rising threshold VUVP = VREF × 90% 2.25 VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time VEE) under-voltage tion fault latch-off deglitch Fault is communicated to primary at any time to protect and enter a safe state.	tion deglitch time VEE) over-voltage tion fault latch-off deglitch ROTECTION COMPARATOR (COM – VEE) OUTPUT VOLTAGE (Secondary-side. All voltages will VEE) under-voltage tion rising threshold VUVP = VREF × 90% 2.25 VEE) under-voltage tion hysteresis VEE) under-voltage tion deglitch time VEE) under-voltage tion deglitch time Fault is communicated to primary at any time to protect and enter a 64




6.7 Electrical Characteristics (continued)

Over operating temperature range (= -40 °C \leq T_J \leq 150 °C, 21 V \leq V_{IN} \leq 27 V, C_{IN} = C_{OUT} = 2.2 μ F, V_{ENA} = 5 V, R_{LIM} = 1 k Ω unless otherwise noted. All typical values at T_A = 25 °C and V_{IN} = 24 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VEE_OVP_RISING}	(COM – VEE) over-voltage protection rising threshold	V _{OVP} = V _{REF} × 110%		2.75		V
V _{VEE_OVP_HYST}	(COM – VEE) over-voltage protection hysteresis			25		mV
t _{VEE_OVP_DEGLITCH}	(COM – VEE) over-voltage protection deglitch time			32		μs
tvee_ovp_fault_deglit	(COM – VEE) over-voltage protection fault latch-off deglitch time	Fault is communicated to primary at any time to protect and enter a safe state.		64		μs
TSHUTS THERMAL S	HUTDOWN COMPARATOR (Seco	ndary-side. All voltages with res	pect to VEE)			
TSHUTS _{SECONDARY_R}	Secondary-side over-temperature shutdown rising threshold	First time at power-up T _J needs to be < 140 °C to turn-on.	150	160		°C
TSHUTS _{SECONDARY_H}	Secondary-side over-temperature shutdown hysteresis			20		°C
t _{TSHUTS_DEGLITCH}	Secondary-side over-temp shutdown deglitch time.	Rising and falling deglitch times		64		μs
WATCHDOG TIMEOU	T (Primary-side. All voltages with	respect to VEE)				
Primary-side Watchdog shutdown timeout time		Counts while no communication through isolation channel. Communication resets timer.		100		μs
HEARTBEAT TIMEOU	T (Secondary-side. All voltages v	with respect to VEE)			'	
t _{HEARTBEAT_TIMEOUT}	Secondary-side heartbeat interval time - reports Power is Good, Power is Not Good, or FAULT	Fixed time to reset WDT if active and okay, but no communication change needed.		30		μs
CMTI (Common Mode	Transient Immunity)					
CNATI	Common mode transient immunity	Positive VEE with respect to GNDP	150			μs
CMTI		Negative VEE with respect to GNDP	–150			μs
INTEGRATED TRANS	FORMER (Primary-side to Secon	dary-side.)			,	
N _{PRIMARY_TO_SECONDA}	Effective turns ratio			1.2		-

6.8 Typical Characteristics






Figure 6-2. (VDD – VEE) Regulation Accuracy vs Output Power

Submit Document Feedback



7 Detailed Description

7.1 Overview

UCC14240-Q1 device is suitable for applications that have limited board space and require more integration. These devices are also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive. The low-profile, low-center of gravity, and low weight provides a higher vibration tolerance than systems using large bulky transformers. The device is easy-to-use and provides flexibility to adjust both positive and negative output voltages as needed when optimizing the gate voltage for maximum efficiency while protecting gate oxide from over-stress with its tight voltage regulation accuracy.

The device integrates a high-efficiency, low-emissions isolated DC/DC converter for powering the gate drive of SiC or IGBT power devices in traction inverter motor drives, industrial motor drives, or other high voltage DC/DC converters. This DC/DC converter provides greater than 1.5 W of power across a 3000 V_{RMS} basic isolation barrier.

The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of an onchip transformer provide high efficiency and low radiated emissions.

The integrated transformer provides power delivery throughout a wide temperature range while maintaining a 3000-V_{RMS} isolation, and an 850-V_{RMS} continuous working voltage. The low isolation capacitance of the transformer provides high CMTI allowing fast dv/dt switching and higher switching frequencies, while emitting less noise.

The VIN supply is provided to the primary-side power controller that switches the input stage connected to the integrated transformer. Power is transferred to the secondary-side output stage, and regulated to a level set by the resistor divider connected between the (VDD – VEE) pin and the FBVDD pin with respect to the VEE pin. The output voltage is adjustable with external resistor divider allowing a wide (VDD – VEE) range.

For optimal performance ensure to maintain the VIN input voltage within the recommended operating voltage range. Do not exceed the absolute maximum voltage rating to avoid over-stressing the input pins.

A fast hysteretic feedback burst control loop monitors (VDD - VEE) and ensures the output voltage is kept within the hysteresis with low overshoots and undershoots during load and line transients. The burst control loop enables efficient operation across full load and allows a wide VOUT adjustability throughout the whole VIN range. The undervoltage lockout (UVLO) protection monitors the input voltage pin, VIN, with hysteresis and input filter ensuring robust system performance under noisy conditions. The overvoltage lockout (OVLO) protection monitors the input voltage pin, VIN, protects against over-voltage stress by disabling switching and reducing the internal peak voltage. Controlled soft-start timing, provided throughout the full power-up time, limits the peak input inrush current while charging the output capacitor and load.

The UCC14240-Q1 also provides a second output rail, (COM – VEE), that is used as a negative bias for the gate drivers, allowing quicker turn-off switching for the IGBTs, and also to protect from unwanted turn-on during fast switching of SiC devices. (COM – VEE) is a simple, yet fast and efficient bias controller to ensure the positive and negative rails are regulated during the PWM switching. The COM pin can be connected from the source of SiC device or emitter of and IGBT device. An external current limiting resistor allows the designer to program the sink and source current peak according to the needs of the gate drive system.

A fault protection and powergood status pin provides a mechanism for the host controller to monitor the status of the DC/DC converter and provide proper sequencing of power and PWM control signals to the gate driver. Fault protection includes undervoltage, overvoltage, over-temperature shutdown, and isolated channel communication interface watchdog timer.

A typical soft-start ramp-up time is approximately 3 ms, but varies based on input voltage, output voltage, output capacitance, and load. If either output is shorted or over-loaded, the device is not able to power-up within the 16-ms soft-start watch-dog-timer protection time, so the device latches off for protection. The latch can be reset by toggling the ENA pin or powering VIN down and up.




The output load must be kept low until start-up is complete and /PG pin is low. When powering up, do not apply a heavy load to (VDD – VEE) or (COM – VEE) outputs until the /PG pin has indicated power is good (pulling logic low) to avoid problems providing the power to ramp-up the voltage.

TI recommends to use the /PG status indicator as a trigger point to start the PWM signal into the gate driver. /PG output removes any ambiguity as to when the outputs are ready by providing a robust closed loop indication of when both (VDD –VEE) and (COM – VEE) outputs have reached their regulation threshold within ±10%.

Do not allow the host to begin PWM to gate driver until after /PG goes low. This action typically occurs less than 16 ms after VIN > UVLOp and ENA goes high. The /PG status output indicates the power is good after soft-start of (VDD – VEE) and (COM – VEE) and are within ±10% of regulation.

If the host is not monitoring /PG, then ensure that the host does not begin PWM to gate driver until 20 ms after VIN > UVLOp and ENA goes high in order to allow enough time for power to be good after soft-start of VDD and VEE.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Stage Operation

The UCC14240-Q1 module uses an active full-bridge inverter on the primary-side and a passive full-bridge rectifier on the secondary-side. The small integrated transformer has a relatively high carrier frequency to reduce the size for integrating into the 36-pin SOIC package. The power stage carrier frequency operates within 10 MHz to 16 MHz. Spread spectrum modulation, SSM, is used to reduce emissions. ZVS operation is maintained to reduce switching power losses.

7.3.2 Digital I/O ENA and /PG

The ENA input pin and /PG output pin on the primary-side use 5-V TTL and 3.3-V LVTTL level logic thresholds.

The active-high enable input (ENA) pin is used to turn-on the isolated DC/DC converter of the module. Either 3.3-V or 5-V logic rails can be used. Maintain the ENA pin voltage below 5.5 V.

The active-low powergood (/PG) pin is an open-drain output that indicates (low) when the module has no fault and the output voltages are within $\pm 10\%$ of the output voltage regulation setpoints. Connect a pull-up resistor (> 1 k Ω) from /PG pin to either a 5-V or 3.3-V logic rail. Maintain the /PG pin voltage below 5.5 V.

Submit Document Feedback



7.3.3 Power-Up and Power-Down Sequencing

For the first pre-production samples, the ENA pin sequence must follow the recommendations below to allow the device to operate within the safe operating region.

Case A: After VIN has been applied and $V_{(ENA)} > V_{EN \ IR}$: Never set $V_{(ENA)} < V_{EN \ IF}$ with $V_{(VIN)} > V_{EN \ IR}$ V_{VIN_UVLOP_FALLING}.

Case B: To reset a fault condition detected by the module that resulted in /PG = high, while keeping V(ENA) > $V_{EN\ IR}$:

- Set V_(VIN) = 0 V
- 2. Wait until the (VDD VEE) and (COM VEE) rails are discharged
- 3. Set $V_{(VIN)} > V_{VIN UVLOP RISING}$

Case C: To power-down and power-up, use this ENA triggered power-up sequence:

- 1. Set V_(VIN) = 0 V while keeping V(ENA) > V_{EN IR}
- 2. Wait until the (VDD VEE) and (COM VEE) rails are discharged
- 3. Set $V_{(ENA)} = 0 \text{ V}$
- 4. Set V_(VIN) > V_{VIN_UVLOP_RISING}
- 5. Set $V_{(ENA)} > V_{EN}$

7.4 Device Functional Modes

Table 7-1 lists the supply functional modes for this device. The ENA pin has an internal weak pull-down resistance to ground, but leaving this pin open is not recommended

Table 7-1. Device Functional Modes

	INPUT	OUTPUTS			
V _{VIN}	ENA	FAULT	V _(VDD – VEE) Isolated Output1	V _(COM – VEE) Isolated Output2	/PG Open Drain
V _{VIN} < UVLOp	Х	X	OFF	OFF	HIGH
UVLOp < V _{VIN} < OVLOp	LOW	X	OFF	OFF	HIGH
UVLOp < V _{VIN} < OVLOp	HIGH	NO FAULT	Regulating at Setpoint	Regulating at Setpoint	LOW
UVLOp < V _{VIN} < OVLOp	HIGH	YES FAULT	OFF	OFF	HIGH
V _{VIN} > OVLOp	X	Х	OFF	OFF	HIGH



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UCC14240-Q1 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

8.2 Typical Application

The following figures show the typical application schematics for the UCC14240-Q1 device configurations supplying an isolated load.




Figure 8-1. Dual Adjustable Output Configuration

Submit Document Feedback






Figure 8-2. Single Adjustable Output Configuration

8.2.1 Design Requirements

Designing with the UCC14240-Q1 module is simple. First, choose single output or dual output. Determine the voltage for each output and then set the regulation through resistor dividers. The gate charge of the power device determines the amount of output decoupling capacitance needed at the gate driver input. Calculate the RLIM resistor value for regulating the (COM – VEE) voltage rail for a dual output. Finally, add the recommended input and output capacitors according to the procedure below.

8.2.2 Detailed Design Procedure

Place ceramic decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitors between pins 6 to 7 (VIN) and pins 8 to 9 (GNDP). For the isolated output supply, (VDD – VEE), place the capacitors between pins 28 to 29 (VDD) and pins 30 to 31 (VEE). For the isolated output supply, (COM – VEE), place an RLIM resistor between the RLIM pin and the gate driver COM supply input. Also place decoupling capacitors at the gate driver supply pins (COM and VEE) and at gate driver supply pins (VDD and VEE) with values according to the following component calculation sections. These locations are of particular importance to all the decoupling capacitors because the capacitors supply the transient current associated with the fast switching waveforms of the power drive circuits. Ensure the capacitor dielectric material is compatible with the target application temperature.



(1)

(2)

8.2.2.1 R_{LIM} Resistor Selection

The R_{LIM} resistor chosen can provide enough current for the load using the following equations, whichever has lower R_{LIM} value. Equation 1 shows source current due to capacitor variation and IQ. Equation 2 shows sink current due to capacitor variation and IQ.

$$\begin{split} &R_{\text{LIM_MAX}} \\ &= \frac{(\text{VDD} - \text{COM})}{\left[\frac{\text{C}_{\text{OUT3}} \times (1 - \Delta \text{C}_{\text{OUT3}})}{\text{C}_{\text{OUT2}} \times (1 - \Delta \text{C}_{\text{OUT3}})} - \frac{\text{C}_{\text{OUT3}}}{\text{C}_{\text{OUT2}} + \text{C}_{\text{OUT3}}}\right] \times \text{Q}_{\text{gtot}} \times \text{f}_{\text{SW}} + \left(\text{I}_{\text{Q_DRIVER_VEE}} - \text{I}_{\text{Q_DRIVER_VDD}}\right) \\ &- R_{\text{LIM_INT}} \\ \\ &R_{\text{LIM_MAX}} \\ &= \frac{(\text{VEE} - \text{COM})}{\left[\frac{\text{C}_{\text{OUT2}} \times (1 - \Delta \text{C}_{\text{OUT2}})}{\text{C}_{\text{OUT2}} \times (1 - \Delta \text{C}_{\text{OUT3}})} - \frac{\text{C}_{\text{OUT2}}}{\text{C}_{\text{OUT2}} + \text{C}_{\text{OUT3}}}\right] \times \text{Q}_{\text{gtot}} \times \text{f}_{\text{SW}} + \left(\text{I}_{\text{Q_DRIVER_VEE}} - \text{I}_{\text{Q_DRIVER_VDD}}\right) \\ &- R_{\text{LIM_INT}} \end{split}$$

where

- Q_{qtot} is the total gate charge of power switch.
- f_{SW} is the switching frequency of gate drive load.
- I_{Q_DRIVER_VDD} is the maximum quiescent current of the gate driver from (VDD COM), and any current pulled from VDD by external logic must be included.
- I_{Q_DRIVER_VEE} is the maximum quiescent current of the gate driver from (COM VEE), and any current pulled from VEE by external logic must be included.

 R_{LIM} value determines response time of (COM – VEE) regulation. Too low an R_{LIM} value can cause oscillation and can overload (VDD – VEE). Too high an R_{LIM} value can give offset errors, due to slow response. If R_{LIM} is greater than above calculations, then there is not enough current available to replenish the charge to the output capacitors, causing a charge imbalance where the voltage is not able to maintain regulation, and eventually exceeds the OVP2 or UVP2 FAULT thresholds and shutting down the device for protection.

8.2.2.2 Capacitor Selection

Table 8-1. Calculated Capacitor Values

CAPACITOR	VALUE (μF)	NOTES
C _{IN}	2.2	Place a 0.1-µF high-frequency decoupling capacitor in parallel close to pins
C _{OUT1}	2.2	Add a 2.2-μF and a 0.1-μF capacitor for high-frequency decoupling of (VDD – VEE). Place close to pins.
C _{OUT2}	10	Required for bulk charge for gate drive, voltage divider, and balance
C _{OUT3}	40	Thequired for built origing for gate drive, voltage divider, and balance

$$\frac{C_{OUT2}C_{OUT3}}{C_{OUT2}+C_{OUT3}} \ge \frac{Q_{gtot}}{V_{PP_{MAX}}} = \frac{4.4\mu C}{0.5V} = 8.8\mu F \tag{3}$$

$$C_{OUT3} = C_{OUT2} \frac{VDD - COM}{COM - VEE} \tag{4}$$

$$V_{PP_{MAX}} = Q_{gtot} \frac{C_{OUT2} + C_{OUT3}}{C_{OUT2}C_{OUT3}} = \frac{4.4\mu C}{8\mu F} = 0.55V$$
 (5)

8.3 System Examples

The UCC14240-Q1 module is designed to allow a microcontroller host to enable it with the ENA pin for proper system sequencing. The /PG output also allows the host to monitor the status of the module. The /PG pin goes low when there are no faults and the output voltage is within ±10% of the set target output voltage. The output voltage is meant to power a gate driver for either IGBT or SiC FET power device. The host can start sending

Submit Document Feedback

PWM control to the gate driver after the /PG pin goes low to ensure proper sequencing. Shown below is the system diagram for the dual-output configuration and a system diagram for the single output configuration.




Figure 8-3. Dual Output System Configuration




Figure 8-4. Single Output System Configuration



9 Power Supply Recommendations

The recommended input supply voltage (VIN) for UCC14240-Q1 is between 21 V and 27 V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Local bypass capacitors must be placed between the VIN and GNDP pins at the input; between VDD and VEE at the isolated output supply; and COM and VEE at the lower voltage output supply. Low ESR, ceramic surface mount capacitors are recommended. TI further suggests placing two such capacitors: one with a value of 2.2 μ F for supply bypassing and an additional 0.1- μ F capacitor in parallel for high frequency filtering. The input supply must have an appropriate current rating to support output load required by the end application.

Submit Document Feedback



10 Layout

10.1 Layout Guidelines

The UCC14240-Q1 integrated isolated power solution simplifies system design and reduces board area usage. Follow these guidelines for proper PCB layout to achieve optimum performance.

- Place decoupling capacitors as close as possible to the device pins. For the input supply, place the
 capacitors between pins 6, 7 (VIN) and pins 1, 2, 5, 8–18 (GNDP). For the isolated output supply, place
 the capacitors between pin 28, 29 (VDD) and pins 19–25, 30–31, 35–36 (VEE). This location is of particular
 importance to the input decoupling capacitor because this capacitor supplies the transient current associated
 with the fast switching waveforms of the power drive circuits.
- Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present on GNDP and VEE pins for best heat-sinking.
- If space and layer count allow, TI recommends to connect the VIN, GNDP, VDD, and VEE pins to internal ground or power planes through multiple vias. Alternatively, make the traces that are connected to these pins as wide as possible to minimize losses.
- Minimize capacitive coupling between the RLIM pin and the FBVEE pin by separating the traces while
 routing, and if possible use a via near the FBVEE pin to route the feedback connection through a different
 layer.
- A minimum of four layers is recommended to accomplish a good thermal PCB design. Inner layers can be
 used to create a high-frequency bypass capacitor between GNDP and VEE, which in turn mitigates radiated
 emissions.
- Pay close attention to the spacing between primary ground plane (GNDP) and secondary ground plane (VEE) on the outer layers of the PCB. The effective creepage and or clearance of the system will be reduced if the two ground planes have a lower spacing than that of the UCC14240-Q1 package.
- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the UCC14240-Q1 module.

10.2 Layout Example

The layout example shown in the following figures is from the evaluation board UCC14240EVM-052 and based on the Figure 8-1 design.

Product Folder Links: UCC14240-Q1

The component selection is as follows:

- $C_{IN} = 0.1 \, \mu F \, (0603) + 2.2 \, \mu F \, (0805)$
- $C_{OUT1} = 0.1 \, \mu F \, (0603) + 2.2 \, \mu F \, (0805)$
- $C_{OLIT2} = 0.1 \, \mu F (0603) + 2.2 \, \mu F (0805)$
- $C_{OUT3} = 0.1 \, \mu F (0603) + 3 \times 3.3 \, \mu F (0805)$
- $R_{RLIM} = 1 k\Omega (0805)$






Figure 10-1. UCC14240EVM-052, PCB Top Layer, Assembly




Figure 10-2. UCC14240EVM-052, Signal Layer 2 (Same as Layer 3)






Figure 10-3. UCC14240EVM-052, Signal Layer 3 (Same as Layer 2)




Figure 10-4. UCC14240EVM-052, PCB Bottom Layer, Assembly (Mirrored View)



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- User's Guide for Evaluation Module UCC14240EVM-052
- Isolation Glossary

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




PACKAGE OUTLINE

DWN0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






EXAMPLE BOARD LAYOUT

DWN0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DWN0036A

SSOP - 3.55 mm max height



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 8. Board assembly site may have different recommendations for stencil design.



www.ti.com 19-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PUCC14240DWNQ1	ACTIVE	SSOP	DWN	36	25	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated